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I. iI_ TRODUCTION
l"his report is a summary of the efforts and achievements during
a one year study program in the design, development, and testing of
multiphase optimum charge regulators. This program was authorized
by the National Aeronautics and Space Administration, under Contract
No. NAS 5-10225 and represents a continuation of the work done on
Contract No. NAS 5-9210. The previous effort was concerned with the
development of the basic circuits required for the efficient transfer of
power from a spacecraft solar panel to a spacecraft type battery. This
concept of power transfer is described in Section 2. The purpose of
this additional work program was improvement of the basic designs
with the goal of increasing their efficiency and reliability. Under the
continuation program, the level of research and development effort was
expanded to include the following:
i. Design, construct, and test a two phase and a four phase
optimum charge regulator to demonstrate the feasibility for
improved efficiency and reliability.
2. Perform worst case and failure mode analyses on all circuits
in order to determine reliability problem areas.
3. Study third electrode charge control devices and their
application to optimum charge regulators.
4. Construct mathematical models for each circuit block to
indicate critical design areas and demonstrate where
redundancy may best be employed.
5. Study all aspects of multiple phase regulators with particular
attention to continued operation in the event that one phase
becomes inoperative.
i-i
I. i SUMMARY OF EFFORT DURING THE PROGRAM
The initial activity of the program was the redesign of the
regulators originally prepared for Contract NAS 5-9210. The 50-watt
single phase regulator was modified to include a two-phase switching
circuit, and the 250-watt two phase regulator was expanded to a four-
phase switching circuit. The remaining circuits in the control loop
were simplified to increase their efficiency and reliability, and to
reduce the total parts count. The switching transformers were redesigned
in an effort to reduce the core losses. These losses were a predominant
factor in the inefficiency of the overall system. Photographs of these
breadboards are shown in Figures I-i and i-2.
With the exception of the additional phases, the operation of the
basic switching circuit and the duty factor modulator circuit is the same
as described in the original design. A detailed discussion of these con-
cepts was presented in the original report, and may also be found in
Section 2 of this report. This discussion outlines the operational theory
of optimum charge regulation, and presents objectives and specifications
for the design of this type regulator.
The output characteristics of third electrode cells were examined
under various charge and discharge conditions. The results of this
study were used to design a control circuit for the 250 wattOCR.
Laboratory tests were conducted to verify proper operation.
Mathematical models were constructed for all the circuit blocks.
A computer aided worst case analysis was performed, utilizing the
models to represent the circuit blocks. Failure mode and stress analyses
were also completed on all circuit blocks. Several changes were initiated
based on the results of these analyses.
In the case of one phase becoming inoperative, tracking of the
maximum power point was accomplished by the remaining phases.
However, this condition imposes increased demands upon the remaining
phases. To maintain reliable operation in the event of a single phase
failure, it is required that the original individual phase design be over-
sized to handle the increased current and power levels. As the number
of phases is increased, this oversize requirement is reduced.
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I. Z SUMMARY OF RESULTS
Testing of the 50 watt and 250 watt regulators at room tempera-
ture indicated satisfactory operation over all the extremes of input _nd
output conditions, including the -30 percent power transient. Stable
tracking of the maximum power point was observed under the foregoing
condition.
Efficiency measurements indicated that the 50 watt regulator
exceeded the goal of 85 percent. The 250 watt regulator reached
88 percent, which was very close to the goal of 90 percent. The
250 watt unit was also tested at temperatures of -40°C and +70°C.
The efficiency at both temperatures was 88 percent, indicating no loss
of efficiency over this temperature range.
A study of third electrode output characteristics was conducted
under various charge-discharge conditions. The response time of the
output was found to be exceedingly slow; however, a circuit was devised
to use this output to effectively control the charge to the battery and
to change the mode of operation of the system. Section 3 summarizes
this effort.
The worst case, stress, and failure mode analyses resulted in
several changes of component values and component ratings. These
analyses also indicated critical areas from a reliability standpoint,
and appropriate changes are noted for improved reliability. The
MTBF for the 50 watt regulator is 2Z,700 hours based on the Parts
Count Prediction and 31,600 hours based on the Failure Mode Analysis.
The MTBF for the 250 watt regulator is 15,900 hours based on the
Parts Count Prediction, and 27,200 hours based on the Failure Mode
Analysis. A detailed summary is presented in Sections 4 and 5.
I. 3 TRANSFORMER CONSIDERATIONS
A significant improvement in efficiency resulted from improved
switching transformer design. Use of powdered iron cores in the
transformer construction allowed the switching circuits to be com-
pensated, such that a resistive switching load line was provided,
1-5
instead of the previously inductive load line. This decreased the
switching losses by a factor of about six. The increase in the number
of phases also aided in the efficiency improvement by reducing the
peak currents drawn by the switching circuit.
An attempt was made to further reduce the switching losses by
using Litzendraht ("Litz") conductors on the switching transformers.
Figures i-3 through I-5 show waveform comparisons between the
transformers wound with transformer wire and the transformers wound
with "Litz" wire for phase 1 of the four phase switching circuit.
Figure Z-2 illustrates the basic circuit under discussion. There is no
clear improvement apparent in the waveforms, and efficiency measure-
ments indicated that using the transformers wound with "Litz" wire
reduced the overall efficiency by about one percent. This is probably
due to a loss in the coupling efficiency as a result of the winding
difficulties incurred with "Litz" wire.
i. 4 CONCLUSIONS AND RECOMMENDATIONS
All of the goals of this phase of the Non-dissipative Optimum
Charge Regulator study were achieved with the exception of the
efficiency requirement in the 250 watt case. The goals reached were:
• Production of a reliable and efficient multiple-phase OCR
design. Demonstration of the reliability characteristics
of the OCR designs chosen.
• Verification (by mathematical analysis and extensive
laboratory testing) of the performance of the OCR under
worst-case operating conditions.
• Verification by analysis of the existance of levels of
electrical stress consistent with reliable operation.
• Demonstration of complete conformance to performance
goals of 50 watt regulator.
• Demonstration of conformance to performance goals of
250 watt regulator, with the exception of the overall
efficiency requirement {Required: 90 percent; measured
value: 88 percent).
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• Verification of the usage of _'"rd_*** clectr _,,l,__ .......=_n_ing for
control of battery charging levels.
As a direct result of the principles and the feasibility demon-
strated in this program, the following recommendations for further
application are given:
1. The designs presented are directly applicable to many space
mission systems where a highly reliable optimum charge
regulator is required. Significant weight and loss savings
can be obtained from such usage.
2. The basic power transfer circuitry presented can be used
for power conditioning applications requiring high efficiency
switching-mode power transfer.
Switching circuit waveforms
(transformers wound with
transformer wire)
Upper Trace: Vce
Vert: 20v/cm
Horiz: 2.0 Msec/cm
Lower Trace: Ice
Vert: 5A/cm
Horiz: 2.0 btsec/crn
Figure l- 3
t-7
Switching circuit waveforms
(transformers wound with
transformer wire)
Upper Trace: Vce
Vert: 20v/cm
Horiz: 0. 1 _sec/cm
Lower Trace: Ice
Vert: 5A/cm
Horiz: 0. I _sec/cm
Figure I-4
Switching circuit waveforms
(transformers wound with
Litz wire)
Upper Trace: Vce
Vert: 20v/cm
Horiz: 0. 1 _sec/cm
Lower Trace: Ice
Vert: 5A/cm
Horiz: 0. 1 _sec/cm
Figure i-5
I-8
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
!
l
I
l
I
I
I
I
I
l
l
I
I
I
Z. TECHNICAL DIS_u_v_°'_T
This section is devoted to reviewing the d_sign criteria associated
with the concept of power transfer and control. It describes the method
of transferring power from the solar panel to the battery, and also
describes the technique for optimum control. The design equations for
determining all critical circuit parameters are presented.
The basic power transfer and control is performed by a system
which can be described by the block diagram of Figure Z-1. The solar
panel is coupled to the battery by the power switching circuit. The
power transferred by the switching circuit is a function of its switching
duty cycle which is controlled by the optimum controller. It senses the
battery current and modifies theduty cycle of the switching circuit in a
manner which maximizes the battery current.
POWER
SOLAR SWITCHING BATTERY
PANEL
CIRCUIT
OPTIMUM
CONTROLLER
Figure 2-I. Generalized system block
diagram.
Two separate cases were considered in the circuit redesign phase
of this program. The" first was a two phase regulator designed to
operate from a 50-watt solar panel. The second was a four phase
regulator designed to operate from a 250-watt panel.
The basic concept for both designs was similar except for the
fact that the four phase scheme was used in the higher power regulator.
This was done to improve the efficiency of this unit and also to improve
the ripple filtering characteristics.
Table Z-1 summarizes the specifications for the design of both
regulator s.
2-I
Solar Panel Voltage
Solar Panel Current
Battery Voltage
Battery Current
Efficiency Goal
Switching Frequency (fs)
Hunting Frequency (fH)
Hunting Loss Goal
Power Transient
Transient Frequency
Rise and Fall Time
Duty Cycle
Case I: 50 Watts Case Ih 250 Watts
Z0 - 30 volts
Z. 5 - 1.67 amps
IZ - Z0 volts
3.33 - Z. 0 amps
40 - 50 volts
6.25 - 5.0 amps
25 - 40 volts
9.0 - 5.63 amps
85 percent
i0 kHz
150 - 300 Hz
2 percent
-30 percent
i0 hz
I0 - 20 msec
50 percent
90 percent
10 kHz
150 - 300 Hz
2 percent
None
None
None
None
Table 2-i. Summary of Specifications for both cases of the design.
Z. 1 POWER TRANSFER MECHANISM
The basic mechanism for efficient power transfer from the solar
panel to the battery is that of energy storage in an inductor during the
first portion of a switching cycle and then the release of this energy to
the battery during the next portion of the cycle. The basic switching
circuit is shown in Figure 2-2. Q1 is driven bya fixed frequency-
variable duty cycle square wave. As the duty cycle is changed, the
amount of energy stored in the choke each cycle is changed.
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_ Figure 2-g. Basic switching
" circuit.
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Figure 2-3 shows the current waveforms in both the primary and
secondary of the switching choke. As shown by this figure, the current
in L increases linearly as a function of time and it can be calculated
P
from the relationship.
V
sp
It = "-L-- t (Z-t)
P
For a given duty cycle, Di, the amount of energy stored in the
choke during a single period of oscillation, T, is given by
2 V 2 Di Z T 2
E = i/2 Lp(_-_ D i T) = i/2 sP L
P P
(2-2)
Figure 2-3. Switching circuit
current waveforms.
Ip
Ii
Ip
T i
r I T
..... _ I
v, r= T
i
t
v
t
2-3
If the energy stored during each cycle is given by the above rela-
tionship, then the power absorbed by the choke, and finally delivered to
the battery is given by
2 2
V D i T
P : E/T : I/2 sp L (2-3)
P
Since,
t
T : 7 (2-4)
s
where f = switching frequency,
s
then
2 2
Vsp D 1
P : [/2 (2-5)L f
p s
This relationship defines the amount of power drawn from the
solar panel by a single phase regulator such as the 50-watt unit, which
was the basis for one of the actual designs. From this equation the
solar panel output current can be derived.
Since
P = v I (2-6)
sp.sp
the n
2
Vsp D t
Isp : t/2 L f (Z-V)
p s
As shown in Figure 2-3, the secondary current, I2, is a linearly
decreasing ramp beginning at the moment Q1 turns off. The peak cur-
rent of this ramp is determined by the peak current of I 1 and the turns
ratio of the switching choke• The slope is a function of the battery
voltage and the secondary inductance L
S.
V B
Iz = L-- (t - "rl) (2-8)
s
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if circuit losses are ,L_s...... ,
battery will be equal to the power drawn from the solar panel.
Therefore,
9
L I2 _
p= s
2T
then the power delivered to the
{2-9}
For a given duty cycle D 2 = (T2 - T I)/T. The amount of power
delivered to the battery is given by
p
VB 2 D2 2
2L f
$ S
(z-io)
From this relationship the average current flowing into the bat-
tery is found to be
2
V B D 2
12 (AVG) = 2 L f
S S
(z-l,)
The relationship derived in this section define the input and out-
put functions for a single phase switching circuit. These relationships
are summarized in Table 2.2. For a multiple phase circuit, the re-
lationships of Table 2-2 can be utilized on a per phase basis. Table
2-3 summarizes the input/output relationships for a multiple phase
regulator. The number of phases is given by the symbol_). If _= I,
the equations of Table z_g can be seen to result.
p __
I
sp
Primary Secondary
2 2
Vsp D I
2L f
p s
Vsp D 1 "
2L f
p s
Vsp D[
Il(peak) = L f
p S
2 2
V B D z
P =
2L f
S S
Iz(AVG) =
2
V B D 2
2L f
S S
I l (peak)
I2(peak) = N
Table 2-2. Single phase switching circuit input/output relationships.
2-5
Primary Secondary
2 2
Vsp D i
P- za f 0
p s
2
Vsp D i 0
Isp 2 L f
p s
li(peak}
Vsp D i
L f
p s
2 2
V B D 2
P - 2L f 0
s s
2
V B D 2
I2(AVG)- 2 L f ¢
s s
li(peak)
12(peak) - N
Table 2-3. Multiple phase switching circuit
input/output relationships.
The filter Li-Ci is provided to average the switched current II.
This allows the solar panel to operate at a relatively fixed voltage and
current.
2.2 OPTIMUM POWER CONTROL
Based on the relationships derived in the last section and summarized
in Tables Z-Z and Z-3, it can be seen that the power transferred from the
solar panel to the battery will be a function of the duty cycle of Q1. Also
of importance is the V-I characteristic of the power source as this will
determine the manner by which the power varies as a function of duty
cycle.
Figure 2-4 is a plot of the idealizedV-I characteristics of various
types of power sources. The curves are normalized with respect to the
maximum power point. Curve i is a representation of a current limited
voltage source and curve 3 is that of a voltage source with a finite series
impedance. Curve 2 is representative of a multitude of characteristics
which could be drawn between the extremes of i and 3. Of particular
interest is the fact that practical solar panel output characteristics are
somewhat between the limits of i and 3.
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0.8
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0.4
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_PMP/
0 0,4 0.8
V N =VSp/VMp
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MAXIMUM POWER POINT
1,2 1,6 2.0
Figure 2-5. Normalized plot of
power versus duty
factor for the
power sources of
Figure Z-4.
Figure 2-4. Normalized V-I
characteristic for
various types of
power sources.
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If all of the parameters are normalized with respect to their
values at the maximum point, Pmp' as shown in Figure 2-4, then
P 2 2
P - - V D
n P n n
mp
(2-_2)
where
V n = Vsp/Vmp
D n = Di/Dmp
A normalized plot of power versus duty factor is shown in Fig-
ure 2-5 for curves i, 2, and 3. Curve i exhibits the most radical
change of power for a duty factor variation, while curve 3 shows the
most gradual. These curves indicate that in order to maintain very
low hunting losses it will be necessary to keep the duty factor varia-
tions during the hunting cycle below about 5 percent of Dmp. Hunting
is the term used for describing the oscillation of the regulator about
the maximum power point.
As the duty factor is increased from zero, the maximum power
point is eventually reached as shown in Figure 2-5. After this point,
the power will begin to decrease again. In terms of the power delivered
to the battery,
P = v B IB (z-13)
where V B is the battery voltage and IB is the average output current
of the regulator. Since it is assumed that V B is a constant for periods
of time much greater than the hunting period, the power output is
directly proportional to the output current, IB. Therefore, as the duty
factor is changed, the average output current will remain directly
proportional to the input power and it will vary in the manner described
in the diagram of Figure 2-5. In other words the normalized power may
be written as:
1
I
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Pn = KIB/Imp = Kin (2-i4) I
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where K is a constant of proportionality.
Because of this relationship, the output current may be sensed to
determine when the regulator is operating at the maximum power point.
2.3 BASIC REGULATOR OPERATION
Based on the results of the preceding section, it can be seen that
if the duty factor of the switching circuit is properly adjusted, then the
regulator can deliver the maximum available power from the solar panel
at all times. It was also shown that the controlling parameter is the
average battery current since it is proportional to power. Therefore,
a controller which senses the output current and uses this information
to control the duty cycle of the switching circuit is the basis for the
design.
As shown by the block diagram of Figure 2-6, the control loop
which adjusts the duty factor of the switching circuit to the proper value
consists of five functional blocks. The output waveforms for each of
these blocks are shown in Figure Z-7 and they will be referred to in the
following dis cus sion.
If at time t = 0, the regulator is operating at point PI of the solar
panel characteristic shown in Figure 2-8, and the duty factor is de-
creasing, the following events will occur. The average value of cur-
rent flowing into the battery is shown in Figure 2-7a at PI' and it is
increasing towards Imp. At the time that the operating point passes
P on the solar panel characteristic, the average battery current
mp
will reach a maximum and then begin decreasing. The battery current
is sensed by a small resistor and then this voltage is amplified by the
current sensing amplifier (CSA). The CSA has a low pass character-
istic so that it amplifies the average battery current and rejects the
switching (carrier) frequency component. The output of the CSA is then
fed to the peak holding comparator (PHC) which compares the peak
value of the CSA's output to its instantaneous value. When the CSA
output has dropped a predetermined _V below its peak, a pulse, Vphc,
is generated as the output of this circuit. This corresponds to the
point P2 in Figure 2-8. The pulse generated by the PHC causes the
Z-9
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bistable to reverse states and this causes the integrator to begin in-
creasing the duty cycle. The entire cycle is repeated as the regulator
moves its operating point from P2 back to PI. A complete hunting
cycle is from PI to PZ and back to PI.
2.4 HUNTING FREQUENCY
The time required for the regulator to complete one cycle
(PI-----P2----PI) is termed the hunting period or inversely the hunting
frequency.
If at time t = 0, the regulator is operating at the maximum power
point then the power transferred by a multiple phase regulator can be
written as
2 2
_)Vsp D I V B IB
P - 2 L f - _/ (2-I 5)
p s
where
77=
0=
regulator efficiency
number of phases.
If the duty factor now decreases a small amount then the change
in battery current as a function of the change in duty factor and solar
panel voltage can be approximated as
0 Vsp DI_
IB = L f V B [Dl AVsp + Vsp ADI ]
p s
(2-16)
2-II
_Vsp is a function of the solar panel characteristic and AD i is a
function of the integrator and duty factor modulator circuits. Since the
input to the integrator is a step function, its output will have the form
AD t = kt (Z-iV)
The units of AD I are volts/second/volt. This is true since the
change in duty factor as a function of time is related to the integrator
output as a percentage of the peak-to-peak change per switching cycle
of the duty factor modulator comparator voltage.
Combining equations 2-16 and Z-17 and solving for the time re-
quired for the operating point to shift from Pmp to P2 yields the result
2
AI B L f VB " DI _]Vsp AVsp (2-18)t = p s
p2 2
_]Vsp D i I<(_
It must be noted that since both the duty factor and the average
battery current are decreasing, there are negative signs associated
with K and AIB.
Assuming complete symmetry for each half cycle (Pmp-----Pz-----l_mp
and Pmp----Pl------Pmp ) the hunting frequency is found to be
2D K@
fh _Vsp i
= 2 (2-19)
4[AI B Lp fs VB - DI _Vsp AVsp]
2. 5 SWITCHING FREQUENCY SELECTION
There are several criteria for switching frequency selection.
Selection of too high a switching frequency will reduce efficiency, while
if it is too low, the size and weight will be penalized.
Upon examination of the equations in Tables 2-2 and 2-3, it can
be seen that the product of f and L occurs in all of them. If f is
s p s
decreased with a given solar panel and a fixed maximum power point, then
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L must be increased or D I must be decreased in order to satisfy theP
equation. An increase in L means an increase in size and weight of
P
this component. If D I is decreased, the peak current, 1I, increases
which results in increased losses.
On the other end of the scale, if f is increased, L can be de-
s p
creased thereby reducing its size and weight. However, there are two
penalties which result in lowered efficiency. The first is increased
core losses in the switching choke due to the increased frequency.
The second is due to transistor switching losses. In the worst case the
main power transistor, Ql' has an inductive load line when it turns "off. "
The waveforms of Figure 2-9 can be used to calculate the switching loss.
From these it is found that
Psw I l(peak) Vsp + tsw s
where tsw is the voltage rise time and the current fall time for QI"
Since tsw is a constant for any given device, P will increase
SW
as f increases Therefore, proper selection of the switching fre-S
quency is necessary to optimize efficiency, size, and weight.
Vce{Q I)
Ic(QI)
II(PEAK)
%
0
i I
I I
I I
I I
I I
I I
I
I
i A
"-_ tsw _ |
I/f s
I
Figure 2-9.
Switching transistor
waveforms for the
switching loss
calculation.
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3. THIRD ELECTRODE CELL-BATTERY STUDY
The objective of this phase of the OCR study was to investigate
the output characteristics of a third electrode (or Adhydrode) in a sealed
nickel cadmium cell relative to the state of charge of the cell, and to
determine a means to use this output tocontrol the OCR. Many sources
have contributed extensive research into the characteristics of
nickel cadmium cells, and several sources have done detailed investiga-
tions of third electrode characteristics. This study was not intended to
further the research of nickel cadmium cells or third electrodes, but to
verify the existing results, and to determine a method to utilize these
results.
The battery study was divided into four (4) phases, namely:
I. Conditioning and Charging
Z. Characteristic Tests
3. Control Circuit Design
4. Testing with the OCR
For these operations a Z7 cell battery was constructed. The cells used
were produced by Gulton Industries and furnished to this program by
N.A.S.A. The battery contained Z4 type VO-IZHS (iZ ampere-hour,
hermetically sealed, nickel cadmium) cells, and three (3) type
VO-IZ HSAD (IZ ampere hour, hermetically sealed, nickel cadmium,
active Adhydrode) cells. The cells were placed in a battery case and
restrained to prevent possible jacket distortion during high current
charging (Figure 3-i). The case was constructed with a clear plastic
cover (not shown) to provide visual observation during test.
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The fundamental reactions proceeding within a nickel-cadmium
cell may be described by the simplified equation:
CHG
ZNi(OH)2 + Cd(OH)2 I)ISCH 2Ni(OH)3 + Cd
(1)
dp__ kP (O Z) (3)dt =
Electrons produced by the charging current travel from the negative
electrode thru an external electrical connection (generally resistive) to
the Adhydrode where they are consumed by:
4 H2 ° + 4e-_ 4H + 4OH- (4)
3-3
using an aqueous solution of KOH as an electrolyte.
Within a sealed nickel cadmium cell, there exists an excess of
negative material, as compared to positive material• These cells are
manufactured such that the positive electrode reaches the charged state
first, with relatively little 0 2 having been evolved to that point. If the
charge current continues after the positive electrode reaches full
charge, the positive electrode will give off oxygen while the negative
electrode is approaching a charged state. When the charge current
is relatively low and the oxygen can return to the negative electrode,
the oxygen will recombine with the cadmium and an equilibrium state
will occur. If, however, the charge current is high, the rate of
disassociation at the positive electrode (oxygen evolved) will be higher
than the rate of recombination at the negative electrode (oxygen con-
sumed) and the internal pressure of the cell will increase.
The auxiliary electrode present in the cells used in this program
are the Adhydrode, or adsorbed hydrogen type electrode. Essentially
this electrode contains hydrogen atoms which react with the oxygen
evolved during the charging process, reducing the oxygen by:
4H + O Z K 2HzO (Z)
at a rate proportional to the oxygen pressure within the cell.
Since hydrogen is removed from the Adhydrode at a rate proportional
to the oxygen pressure (3), the electron flow from the negative electrode
through the external circuit (to replace the hydrogen) will also have a
proportional relationship to the oxygen pressure.
For purposes of illustration, assume that oxygen is evolved from
positive electrode at a constant rate (for a given charge current), and
that both the negative electrode and the Adhydrode are reducing the
oxygen. Then as the negative electrode begins to reach full charge its
recombination rate will decrease, and the Adhydrode rate will tend to
increase due to the additional oxygen available. This will cause an
increase in the electron current through the external circuit (from the
negative electrode to the Adhydrode) and this increase could be used to
indicate that the battery had reached full charge.
The third eJectrode provides the additional useful function of
reducing the oxygen pressure within the cell (2), thereby reducing the
danger of cell rupture during charging operations.
3. 2 CONDITIONING AND CHAKGING
Before the battery can be used, a conditioning and charging proce-
dure is required to bring the cells up to rated capacity (12 ampere-
hours). The procedure necessary for proper conditioning is:
A. Conditioning
I. Discharge
a. Discharge at C/Z (6.0 amp) rate to an end voltage of
I. 0 volts per cell.
b. Each cell shorted with a 1 ohm resistor for 16 hours.
c. Each cell dead short for l hour.
2. Charge
a. Charge at C/Z0 (0.6 amp} rate for 48 hours to a
limit of I. 5 volts per ce11.
b. Discharge at C/3 (4.0 amp) rate to an end voltage
of I. 0 volts per cell.
c. Each cell shorted with a l ohm resistor for 16 hours.
d. Each cell dead short for l hour.
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B. Charging
I. Charge
a. Charge at C/10 (I. 2 amp) rate for 24 hours.
2. Discharge
a. Discharge at G/2 {6.0 amp} rate to an end voltage of
I. 0 volts per cell.
b. Each cell shorted with a I ohm resistor for 16 hours.
c. Each cell dead short for l hour.
3. Repeat B- l
4. Repeat B-2
5. Repeat B-l
The charging current source and discharge current sink is pro-
vided by a variable rate-- constant current, battery charger/discharger
(Figure 3-2). This circuit is designed to sense pre-set voltage limits
and automatically changes modes (charge to discharge or vice-versa}
when these limits are reached. During the charging cycles, the upper
limit was set to trip at 39. 15 volts, or at an average of 1.45 volts per
cell {to allow for differences between the cells). For discharge cycles,
the lower limit was set to 27.0 volts, or 1.0 volts per cell, and cell
differences (if anyl were ignored.
For the conditioning-charging process, a switch-junction box was
constructed to facilitate the changes from discharge to I ohm short to
dead short and back to charge. Instrumentation was provided to monitor
the condition of the cells and the overall battery condition. The third
electrodes were returned to the negative electrode through a 6. 8 ohm
resistor, and their output was also monitored. Figure 3-3 shows the
instrumentation points within the battery, and the placement of the third
electrode ceils. The outputs were recorded on two {2} four {4} channel
Sanborn model 150 recorders, using differential input pre-amplifiers.
The entire conditioning process required approximately eight {8} days
to complete.
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3. 3 CHARACTERISTIC TESTS
After the battery was conditioned and charged, a series of tests
were performed to deter:lline the output behavior of she third electrode
under various charge and discharge rates. Table 3-i shows the charge-
discharge cycles performed. Three complete cycles were performed
at each specified charge-discharge rate.
The output of the third electrode was taken across a 6. 8 ohm
carbon composition resistor connected between the third electrode and
the negative electrode of the cell. The 6. 8 ohm resistor value was
selected based on data obtained from Gulton Industries (the manufac-
turer) and N.A.S.A. Their curves show that the maximum power can
be obtained from the Adhydrode using a resistance value between 6 and
7 ohms, and 6. 8 ohms is the only standard carbon composition resistor
in this range. Carbon composition resistors were chosen for their
inherent reliability and low cost.
The instrumentation employed in these tests is essentially the
same as that used in the conditioning-charging phase of the study. In
addition, a switch function was employed to allow a Digital Voltmeter
(D.V.M.) to be moved from point to point in the battery. Since the
accuracy of the recorders is limited, and they seem to experience some
reference shift after several hours of operation, the D.V.M. was used
to take periodic readings during the cycles. These readings were then
compared to the charts produced by the recorders, and the combination
reduced to smaller graphs. Figure 3-4 shows the third electrode output
and the voltage level of cell Number 9 for tests i through 4. Figure 3-5
shows the same curves for tests 5 through 8. The curves show an
average set of values from all the cycles that were performed for each
combination of charge-discharge rates. The horizontal axis has been
normalized by the relation:
(Time) (Charge Rate)
T = (% overcharge) K
where I_ is arbitrarily chosen to be 3.
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Discharge
Test Current Depth Time
No. Rate {Amps) {_/0) (Min) Rate
l C/5 2.4 10 30 C/4 3.0
2 C/5 2.4 I0 30 C/3 4.0
3 C/5 2.4 10 30 C/Z 6.0
4 C/5 2.4 10 30 2C/3 8.0
5 C/2 6.0 10 12 C/4 3.0
6 C/2 6.0 10 12 C/3 4.0
7 C/2 6.0 10 12 C/2 6.0
8 G/2 6.0 10 12 2C/3 8.0
Charge Open
Over Circuit
Current Charge Time
(Amps) (°/o) (Min)
Time
(Min)
115 27. 6 30
115 20. 7 30
II0 13. 2 30
105 9.4 30
115 27.6 30
i15 20.7 30
ll0 13. Z 30
10 5 9.4 30
Table 3-1. Characteristic Test Parameters
for Charge-Discharge Cycles
The outputs on Figures 3-4 and 3-5 show a slope difference for
the charge-discharge rates, but this difference can be attributed to the
difference in the discharge rate that was used for the test cycles. In
general, the shape of these curves very closely approximates the
curves produced by other sources.
Perhaps the most interesting feature of these curves is the slow
response time of the third electrode output to the input changes, from
discharge to charge, and to open circuit. The output displays an
"electrical inertia," such that when the third electrode begins to
respond to an input, it tends to follow that trend for some time after
the input is changed, before changing direction to follow the new input.
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3.4 CONTROL CIRCUIT DESIGN
For a first attempt to utilize the third electrode output to control
the charge of the battery, it seemed most desirable to have some sort
of proportional control, such that as the third electrode output
approached a predetermined value, the charging current would be
appropriately reduced in order to maintain the third electrode output
constant at that value. This would permit the battery to charge up to
full capacity, and then be held in that condition while the OCR is on.
When the OCR turns off (due to low solar panel output), the battery
would begin to supply the load from a fully charged condition.
A circuit was designed to perform the desired control, but the
slow response of the third electrode output prevented proper operation
of the system. _As the third electrode output approached a selected
level, the charging current was reduced, but the third electrode output
continued to rise toward that level. When the third electrode reached
the preselected level, the charging current reduced to zero and the
OCR turned off. This caused a dip in the output, and the OCR
turned back on. The output then went beyond the selected point and the
OCR turned off again, which produced another dip in the output.
These oscillations continued until the minimum value of the dip in the
output was higher than the selected point. _At this time the charging
current reduced to zero, the OCR turned off, and the battery was
forced into a discharge mode to supply the load. The output rose
slowly to some peak value and then dropped slowly back toward the
selected point. When the output dropped to the selected point, the
OCR turned on and began to supply charge to the battery; however,
this caused a positive peak in the output which turned off the OCR
again. These oscillations continued until the maximum value of the
output peak was lower than the control point. The output continued to
drop and the charging current increased in an attempt to raise the
output level back up to the selected point. When the output level reached
some minimum value, it commenced to rise again and the cycle repeated.
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While this type of control does work, the battery is subjected to
repeated charge-discharge cycles, and this type of operation is deemed
unnecessary, and generally detrimental to the overall system.
To eliminate unneccessary discharge of the battery, the system
of Figure 3-6 was devised. This technique permits the battery to
charge until the third electrode output reaches some predetermined
level. At this time, the OCR is turned off, and the bypass switch
is turned on, which allows the solar panel to supply the load directly.
When the third electrode output drops to some lower level, the OCR
is turned back on, and the bypass switch is turned off. The system was
designed with this hysteresis to prevent oscillations that occur when
the output dips or peaks due to changes in the input to the battery. Note
that these dips and peaks are apparent on the curves shown on Figures
3-4 and 3-5. If the solar panel output decreases (due to eclipse or
excess cell degradation), or the load requirements increase beyond the
capability of the solar panel, the output buss voltage drops. As a
result, the diode becomes forward biased and allows the battery to
supply the additional current required.
The circuit designed to perform this function is shown sche-
matically in Figure 3-7. This circuit is designed for use with the
250 watt four-phaseOCR. The operation of this circuit is as follows.
As the third electrode voltage rises to the reference voltage determined
by P'5 and R 6, the left side of QI begins to conduct. When the current
through the tunnel diode (CR I) reaches I milliamp, the diode flips to its
high voltage state and the left side of Q2 is turned on. When Q2 is on, the
reference side of QI3 in the OCR integrator is turned on hard,
which causes Ql4 in the integrator to be turned off. When C 3 charges
up, QI0 in the peak holding comparator is turned on hard which disables
the bistable (QII and QIZ). With QI4 and the bistable off, the integrator
output drops toward -5 volts which turns off the duty factor modulator,
and hence turns off the OCR. While this sequence is proceeding, C 4
charges up toward the peak point of Q3" R14, P,15, C4 and Q3 comprise
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Figure 3-6. Third electrode
OCR controller.
a relaxation oscillator which produces a pulse that is applied to the base
of Q4. This pulse turns on Q4 (for the duration of the pulse), which
turns off Q5, and allows charge to flow through the primary of TI.
This causes the SCR firing pulse to appear across the secondary of
Tl (terminals 5 and 6), turning on the SCR. This connects the solar
panel to the load. When the pulse ends and Q4 turns off, Q5 turns on
permitting charge to flow through the core reset secondary of Tl
(terminals 7 and 8). Since the circuit of Q3 is a relaxation oscillator,
the pulse output to the SCR is a periodic function, occurring at 5.5
millisecond intervals. The pulse duration is approximately 80
microseconds.
When the third electrode voltage begins to drop, the current
through CP_ l decreases, and the voltage at the input base of QZ
decreases. When the current through CP_ 1 reaches the valley current
level (Iv), the diode flips back to its low voltage state, and Q2 turns off.
This removes the drive from the pulse generator (Q3) and hence, stops
the firing pulses to the SCR. At the same time, the disabling base
drive to Ql3 is removed and the integrator output rises, turning on the
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duty factor modulator. Due to the charge on C3, the disabling drive to
Q10 decays more slowly, and the integrator output continues to rise.
This increases the duty factor, and causes the solar panel voltage to
drop. The dip in solar panel voltage back biases the SCR, which
turns it off. By this time, the disable drive to the bistable has been
removed, and the OCR resumes normal operation.
The SCR was chosen as a bypass switch due to the simplicity
of the drive circuitry, and the fact that the SCR does not require
continuous drive. This results in less power loss in the system, and
a higher overall efficiency. There are alternatives to this system, and
one such alternate is shown in Figure 3-8. This system has the same
front end as the previously described circuit, but instead of driving a
relaxation oscillator, the drive is fed to a DC to DC converter which
is used to turn on the bypass transistor. This method requires
continuous base drive to the transistor; consequently, additional power
loss. Diode 2 is also required to prevent possible breakdown of the
bypass transistor (base emitter junctionl should the solar panel voltage
ever drop below the battery voltage.
i N
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CHARGE
REGULATOR
Figure 3-8.
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The third electrode sensing circuit has been shown in its least
complicated form, i. e. , using only one third electrode, and placing it
at the low side of the battery. With slight modifications, this same
basic circuit could be used to sense any desired number of third elec-
trode cells. Figure 3-9 shows the block configuration of a system that
would sense several third electrodes in a battery. The output of the
OR gate is fed to the input of a circuit similar to Q2 in the existing
controller configuration (Figure 3-7). The circuit proposed to perform
this function is shown in Figure 3-I0. This circuit operates in the
same manner as the existing circuit described earlier. Beyond point
A, the circuit is identical to Figure 3-7 from point A. The major
changes are in the positive voltage supplies, the resistors RE and RB,
and the addition of diode OR gate. The positive voltages are now derived
from the battery. The resistors RE and RB are chosen to establish the
proper references for the particular third electrode cellbeing sensed.
The diode OR gate provides isolation between the sensors, and allows
any cell reaching the reference level to operate the controller.
Y
i
OPTIMUM _4_
CHARGE
REGULATOR
CONTROL
Figure 3-9. Multiple Sensor
block diagram.
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Multiple third electrode sensor and gate.
3. 5 TESTING WITH THE OCR
After the breadboard circuit for the third electrode controller
was fabricated and tested, it was integrated into the system shown in
Figure 3-11. The solar panel simulator is connected to the input of
the 250 watt four phase OCR. The Z7 cell battery (containing three
third electrode cells), and a 25 ohm resistive load are connected to the
output of the OCR.
The system performed as outlined in the previous section (3.4).
Figure 3-1Z shows the third electrode output as a function of time for
two complete cycles. The time required to "top-off" the battery was
approximately 7 minutes at a current of 4. 3 Amperes (= C/2. 8).
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The open circuit time was approximately 56 minutes, and the time for
one complete cycle was 63 minutes. The lower (turn on} limit was
160 millivolts, and the upper (turn off) limit was 195 millivolts, giving
a hysteresis of 35 millivolts. The curves show the overshoot, or
electrical inertia described earlier.
The output to the SCR is shown as the upper trace of
Figures 3-13 and 3-14. The lower trace shows the voltage change
across Q4 (ce). Figure 3-13 shows that the interval between pulses
is 5. 5 milliseconds and the pulse amplitude is approximately three (3)
volts. The small negative going pulse following the firing pulse is
caused by the reset current through winding 7 and 8. Figure 3-14 shows
that the duration of the firing pulse is 80 microseconds. Figure 3-15
shows the output of the reset secondary (winding 7 and 8) as the upper
trace, and the voltage across Q4 as the lower trace. This indicates
that the reset time for the core is approximately 350 microseconds.
3.6 SUMMAR.Y
In general, it does seem feasible to utilize the third electrode
output to control the OCR. The slow response time of the third
electrode does seem to preclude any form of proportional control;
however, the designs presented here use this slow response to an
advantage. When several third electrode cells are used to establish
control, the system becomes more cumbersome in parts count, but
yields a higher reliability due to the inherent redundancy. The SCR
switch provides a simple, low loss means of bypass when the battery
becomes fully charged. Other methods of bypass are possible, but
these require greater power expenditure. Therefore, the SCR was
chosen as the most desirable technique.
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Figure 3- 13. SCR firing pulse.
Figure 3-14. SCR firing pulse.
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Lower trace:
Horiz
Terminal 7 and +5v buss.
Vce of Q4
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5Y/cm.
20V/cm.
Figure 3-15. Core reset pulse.
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4. FAILURE MODE ANALYSIS AND
MULTIPHASE OPERA TION
The results of the failure mode analysis performed on the OCR
are given in Table 4-i as a Mean Time Between Failure (MTBF)
figure. This MTBF is obtained by taking the reciprocal of the failure-
rate summation. The failure-rate of all electrical components were
obtained directly from MIL-HDBK ZI7A with the exceptions of trans-
formers and chokes. These represent operational space data taken
from Hughes Systems.
The failure-rates obtained from MIL-HDBK ZI7A will reflect a
more pessimistic figure than if failure-rates used in space programs
were used. This is due to the higher reliability achieved by the
stringent screening of space parts. The transformers and chokes
were designed by Hughes so the failure-rate from Hughes Systems
would be more applicable.
Parts failure is primarily caused by electrical stress, thermal
stress and mechanical stress. However, for well designed equipment,
the principle stress factors are electrical and thermal. The other
factors contributes only second order effects.
In determining the parts failure-rate, the stress ratio as
required by MIL-HDBK ZI7A is calculated by dividing the nominal
operating stress by the rated stress. For example, the stress ratio
of a resistor is "nominal operating wattage"
rated wattage and of a capacitor is
"non_inal operating voltage"
rated voltage In determining the thermal stress,
'"not-spots" were ignored and an ambient temperature of +Z5 °C was
used. For stud-mounded devices, a case temperature of +I00°C was
used to simplify calculation.
The component part failure modes required for the MTBF
calculation were obtained from Hughes Components Application and
Reliability Handbook for Aerospace Equipment and are summarized in
Table 4-Z.
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Part Type
f-_ "L
%-,apaciLoi- s
Paper (Dielectric)
Dipped Mica (Dielectric)
Solid Tantalum, polarized
Glass (Dielectric)
Resistors
Fixed Carbon Composition
Metal (Carbon) Film
Power Wir ewound
Transistors
Diodes
Transformers
Chokes and Coils
phi ...... _^ ,o__ m ..... re,_,'_)Catastro c /: al-ure ivluu_ _ /u ,.,,..,..,., .....
Short
8O
90
90
90
90
i0
I0
90
90
60
I0
Open
20
i0
I0
i0
I0
90
90
I0
i0
4O
9O
I
I
I
I
I
I
I
I
I
I
Table 4-2. Component part failure modes.
The result of the failure mode analysis (The MTBF) based on a
parts count prediction is 15,900 hours for the 250 watt OCR and
22,700 hours for the 50 watt OCR. The MTBF based on the failure
mode analysis is 27,200 hours for the 250 watt OCR and 31,700 hours
for the 50 watt OCR.
The MTBF based on the failure mode analysis is obtained by
multiplying the failure-rate by a weighting factor ranging from 0 to I.
The value of this factor depends upon what happens to the equipment
when a catastrophic failure of any individual part occurs.
A failure-rate summary and a reliability block diagram are
shown on Table 4-1 and Figure 4-1 respectively.
The MTBF based on the failure mode analysis is approximately
twice the MTBF based on parts count for the 250 watt OCR. This ratio
is 1.4 for the 50 watt OCR. The higher ratio for the 250 watt OCR is
due to the fact that it is a four phase OCR as compared to two phase,
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50 watt OCR. This permits one phase of the four phase OCR to be
disabled without any appreciable decrease in efficiency. This is not
true with the two phase ©CR.
Although there are more parts in the Z50 watt OCR as compared
to the 50 watt OCR, its MTBF based on the failure mode analysis is
Z7, 200 hours as compared to 31,700 hours for the 50 watt OCR; a
decrease of 14%. In return the Z50 watt OCR has five times the power
transfer capability plus a slightly higher efficiency.
4. 1 MULTIPHASE OPERATION
To insure operation of a multiphase OCR in the event that one
phase fails, some circuit modifications are required.
First consider the 50-watt, two phase regulator, and assume
that one phase is rendered inoperative in such a manner that the
remaining phase can still function. (Note: this mode of failure will
occur if the switching transistor or the inductor primary are open, or
if no base drive can be applied to the switching transistor. ) The
current sense amplifier detects the power decrease due to the missing
phase, and in turn the integrator output increases. This causes the
duty factor to the remaining phase to increase in order to restore the
power level to the optimum region. The energy through the operative
phase is doubled, and consequently several components bear the
increased current and power levels. Since the energy requirement
through the phase has now doubled, the current increases by a factor
of _-Z, from
E = I/Z L I2 = I/Z L P\Lp D 1 T
The base drive to the switching transistor must be increased by a
factor of _-2, and the inductance in the switching transformer must be
lower. In essence, this requires that each phase be designed to
operate as a single phase circuit; however, several factors must be
examined to determine the advisability of these modifications.
4-5
In the case of the 250 watt four phase OCR, the energy
requirement through each phase increases by a factor of 1.3. Hence,
the current increase is only _-i. 3 times as great, or approximately
i. 14. This increase in current and power handling capability requires
fewer changes than those necessary with the two phase OCR. It
becomes apparent that as the number of phases is increased, fewer
circuit modifications are required to insure operation with one phase
disabled.
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5. OPTIMUM CHARGE REGULATOR WORST CASE
AND STRESS ANALYSIS
A worst-case analysis was performed on the optimum charge
regulator (OCR) to determine whether normal operation would occur
under worst case solar panel_ battery, temperature, component
parameter, and aging variations.
The charge regulator was divided into blocks, as shown in
Figure 5. 0-1, to facilitate analysis. Critical input and output param-
eters were defined for each block, beyond which the circuit would
not function properly. These were used as the limits for worst-case
consideration. Equivalent circuits and mathematical models were
derived when required. If a block was deemed unsatisfactory under
worst case conditions, corrective design changes were suggested.
Analysis was performed on the OCR by using the following worst-
case design parameters:
I. Minimum temperature = -40 °C
Maximum temperature = +70°C
2. 1 percent resistors vary +5 percent
5 percent resistors vary ±20 percent
3. Tantalum capacitors vary + 20 percent
Paper capacitors vary ±5 percent
4. Bias supply voltages vary±0. 1 volts
A stress analysis was performed on each block to insure that all
components were adequately derated. The maximum allowed derating
factor (the ratio of operating voltage, current, or power to rated
voltage, current, or power) for all components were as follows:
Component Type
1 ) Resistors
2) Capacitors
3) Diodes
4) Transistors
Derating
50 percent
70 percent
50 percent
50 percent
50 percent
50 percent
Parameter
Pow e r
Voltage
Peak inverse voltage
Current
Vceo
Power
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Figure 5. 0-I. Optimum charge regulator block diagram.
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Two optimum charge regulators have been designed: a 250-watt
four-phase regulator and a 50-watt two-phase regulator. Since designs
of both regulators are similar, corresponding blocks as shown in
Figure 5. 0-1 are analyzed together. Analysis is carried out according
to block number.
5. 1 BLOCK i, CURRENT SENSING AMPLIFIER
The current sensing amplifier consists of a high gain amplifier
with feedback as shown in Figure 5. l-l and Figure 5. i-2. Worst-case
analysis was performed by developing an equivalent circuit model of
Figure 5. l-l. From the model a general transfer function was
derived. Computer programs were written to solve for gain versus
frequency response. The BASIC language system was used and the
programs were processed on a GE 265 time sharing computer.
Theoretical results were compared with a measured response to
determine the validity of the derived transfer function. Worst-case
parameters at both temperature extremes (-40°C and +70 °C) were
then used to obtain worst-case responses.
Experiments have shown that the midband gain can vary at least
+10 db from the nominal 60 db without hindering system operation.
These criteria were set as worst-case limits.
5. 1. 1 Equivalent Circuit Model
The low frequency model is used since the frequency range of
interest is zero to ten kHz. This is considerably lower than the gain
cutoff frequency of any of the transistors in the circuit.
Transistors Q2' Q3' and Q4 (Figure 5.1-1} have the
equivalent circuit as shown in Figure 5. 1-3.
A model for the differential amplifier, QI' (Figure 5. 1-1) is
shown in Figure 5.1 -4.
Referring to Figure 5. 1-1 and the equivalent circuits of
Figures 5. 1-3 and 5.1-4, the open loop equivalent circuit can be
drawn as shown in Figure 5.1-5.
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5V •
RETURN
"T
Ein
CURRENT
SENSE
INPUT
-5V •
CRI
RI
C5
T
I
) Q2
I
4
: RS
A
C7 • ', R6
q
I J
C8
R9 R7 1
E
" [
NOMINAL CIRCUIT VALUES
RI = 49.9K R5 : 10K R9 = 1K C5 : 0.01 MF QI : 2N2918
R2 : 22.1K, 1% R6 : 1OK RIO = 2K C6 = 10 _.F Q2 = 2N1132
R3 = 7,2K 'R7 = 51K Rll = I00 C7 = 1 _F Q3 = 2N2219
R4 : 100 R8 = IOK RI2 = 510 C8 = 4.7 X 10 -3 pF Q4 = 2NII32
Figure 5. i-i. Current sensing amplifier.
Q4
Rll
RIO
$
Figure 5. i-2. Current sensing amp-
lifier model.
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Figure 5. I-3. Common emitter tran-
sistor model.
i
ein
ib _
2 reO +/3)
Figure 5. i-4. Differential amplifier model.
/2 re|(1_ 8 I)
1 ib1 .
C5
/3 2 ib2
R1 R6
re3 (1 + _3 ) /re4 (I +/_4 )ii/ I i il°"84 ib4 RllC7 ib 3 R8 RIO R12
SUBSCRIPTS ON _, r e AND i b REFER TO THE TRANSISTOR SIMILARLY SUBSCRIPTED. (EG. ib3 IS BASE CURRENT FOR Q3)
Figure 5. 1-5. Open loop equivalent circuit.
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5. i. Z Transfer Function
Figure 5.1-2 is the general configuration of the current sensing
E
o is the
amplifier. It can be shown that the transfer function, E. '
in
following:
E AZo(S)O
E.in Zo(S) + ZI(S) + AZI(S)
(s.i-i)
where
A -- open loop transfer function
Zl(S ) = input impedance transfer function (R 3, R 4, and C 6 of
Figure 5. l-i)
Zo(S ) : feedback impedance transfer function (C 8 and R 7 of
Figure 5.1-I)
The open loop transfer function, A, was developed from Figure 5. I-5
and gave the following result:
eo
eln
_4RpR8_3Ri_iZA(SC5re2:(l + _2) - _Z)
2(r4+ Rs)rlr3[(l+sO 5Z)(sC5Ri re2(i+/3z)+ re2(i+_Z )+R i)-Ri(sC5re2(l+_2) -_z)SCs]
whe re
R = R IIRi II Rp i0 I IZ
R 6 r 3
Z =R5+
R 6 + r 3 + R 6 r 3 sC
(s.i-z)
(5.i-3)
ZA=
R 6 r 3
R 6 + r 3 + R 6 r 3 sC 7
(s.i-4)
Zl(S ) is R 3 in parallel with R 4 and C 6.
R 3 + R 4 R 3 sC 6
Zl(S) = sC6[R 3 + R4] + 1
(5. i-5)
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Z
o'-'l_ is C_ in _parallel with R 7
R 7
Zo(S) = 1 + sC 8 R 7 (5.1-6)
Eq. (5. 1-2) to Eq. (5. 1-6) may be substituted into Eq. (5. 1-1) to yield
Eo
the closed loop transfer function iE_n.
5. 1. 3 Graphical ResuIts
When the nominal component parameters were substituted into
the closed loop transfer function, the curve of Figure 5. 1-6 was
obtained. Nominal values for capacitors and resistors were used.
The transistor current gains (B) were measured at their nominal
operating currents and these values were used for the actual
calculation.
The gain versus frequency characteristic of the amplifier was
measured under laboratory conditions. The results of this test are
also shown in Figure 5. 1-6. As can be seen in this figure, there is
a close correlation between the measured and the calculated response.
Worst-case low temperature response was determined by
choosing component values such that overall voltage gain was minimized.
Figure 5. 1-7 compares worst-case response at low temperature, with
the nominally calculated values. Figure 5. 1-8 compares worst case
response at high temperature with the nominal. The component values
for this case were chosen to maximize the gain. Gain at midband only
varies 4-5 db from nominal gain of 60 db for the worst-case conditions.
Since this variation is within the limits of the original criterion of
4-10 db, it can be concluded that the current sensing amplifier will
perform satisfactorily under the worst-case conditions.
5. 1. 4 Stress Analysis
The electrical stress analysis on all the components of the current
sensing amplifier was completed. Results of this analysis are shown in
Table 5. 1-I.
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Figure 5. i-6. Gain versus frequency,measured and
analytical response.
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Figure 5. i-7. Low temperature worst-case response.
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Figure 5. 1-8. High temperature worst-case response.
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Component
Designation Type Rating Actual Stress
Transistors
Q1
Q2
Q3
Q4
Resistors
R 1
R 2
R 3
R 4
R 5
R 6
R 7
R 8
R 9
RI0
RII
R12
Capacitors
C 5
C 6
C 7
C 8
Diodes
CR
1
2N2918
ZNll3Z
ZN2219
ZNII3Z
;:'_Unl es
Power I
i
Dissi-IIpationm w_',._
3OO
1 watt
8OO
1 watt
Vceo (volts)
Power
Dissi-
pation
.t.
rnw -,-
4.7
49.9K
2Z. IK
7.2K
100
10K
10K
51K
10K
1K
2K
100
510
_f
.01
10
1
x 10 -3
IN3600
45
35
40
35
s otherwise noted.
250
125
250
250
250
250
250
250
250
250
250
250
50O
(volts)
100
20
20
100
PIV
(volts)
50
If
(ma)
2OO
<I
<I
I
63
<I
1
<I
<I
<I
<I
<i
<i
<I
13
6O
32
<I
Vceo (volts)
5
10
10
10
(volts)
15
1
1
5
PIV If
(volts) (ma)
0 .i
I
I
Table 5. l-l. Stress analysis summary for block 1.
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5. 2 BLOCK 2, SWITCHING CIRCUIT
In terms of overall system efficiency, this circuit plays the most
important part. Its function is to transfer the power from the solar
panel to the battery. A schematic diagram of the entire switching
circuit is shown in Figure 5. 2-I.
The operation of this circuit proceeds as follows. If at t = 0, the
duty factor modulator (DFM) input goes from -5 volts to +5 volts as
shown in Figure 5. 2-2a, then this signal will be amplified by the
succeeding stages, thereby allowing Q6 to turn "on". As shown by
the waveform of Figure 5. 2-2b, the collector-emitter voltage o'f Q6
will go from Vsp to Vce 6 (sat) and the current in Lp will begin
increasing linearly as shown in Figure 5. 2-2c. At time TI, the duty
factor modulator input returns to -5 volts. This allows Q7 to turn
"on", thereby reverse biasing Q6 and turning it "off". During the "on"
time of Q6' CR3 is reverse biased. When Q6 turns "off", the voltage
across the secondary of L2 increases until it forward biases CR 3 and
begins delivering current to the battery. This current is a linearly
decreasing ramp as shown in Figure 5.2-2d. During the time that 12
is flowing, the battery voltage divided by the turns ratio is impressed
across the primary of the choke. When 12 ceases to flow atT 2, the volt-
age across L drops to zero and therefore the collector voltage of Q6
P
drops to Vsp. The circuit is now ready to begin the cycle anew at time T.
5.2. i Worst-Case Analysis
A worst-case analysis is performed on the switching circuit to
determine if Q6 will turn "on" and "off" under worst-case input com-
ponent variations. The 250 watt OCR is considered first. Then the
50 watt OCR is examined.
Switching transistors are saturated if the maximum forced current
gain (beta)_ _fmax_ is less than the minimum beta of the transistor.
Forced beta is equal to maximum collector current divided by the mini-
mum base current. "Off" conditions occur when the base current is
defined to be zero.
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that Q6
Under worst-case positive input conditions, it is desired to show
is saturated. The following approach is used.
!. Prove that Q1 saturates
2. Prove that Q3 saturates
3. Prove that Q7 is "off"
4. Determine R such that Q6 saturates
5. Prove that Q4 is in saturation
Q1 is saturated under worst-case conditions if::,"
_flmax < Blmin (5. 2-i)
Find _fl max.
I
Cl max (5. 2-2)8f
1 max Ibl min
= I4 max + I3 (5. 2-3)Ic 1 max max
-V
= V2 max 3 max (5. 2-4)
I3 max R8 min
............V 2 = E 1 - = 9. 5 volts (5. 2-5)
max max Vbe3 min
+ V = -5. 0 volts (5. 2-6)
= E 3V3 max max cel rain
Substituting V 2 max and V 3 max into Eq.
13 max = 0. 385 ma.
(5. 2-5) yields
;:-'Note maximum and minimum are defined as absolute quantities.
e.g. E 3 - 5 volts, E 3 max = -5. 1 volts, E3 rain = -4. 9volts
''At . " " _ . " - "_,-';,' able of critical oarameters is orovldedin Table 5. Z-1. Currents
are defined according to F!gure 5.2-1.
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Symbol Minimum Maximum
9.9 volts i0. 1 voltsE
I
E
Z
E 3
RTN
R
5
R 6
R
7
R
8
R 9
R
10
R
17
VCR
1
VCR2
I
sp
Vbe 1
V
ce
1
4.9 volts
- 4.9 volts
5. i volts
-5. 1 volts
0 volts
4.0K
0.8K
4.0K
37.6K
8K
80K
0. 6 volt
6 Amp.
60
0. 1 volt
(5ow)
0 volts
6. OK
i. 2K
56.4K
12. OK
0. 6 volt
13 Amp. (Z50W)
0. 8 volt
0.3 volt
Table 5.2-I. Table of critical parameters for block 2.
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Symbol
P2
Vbe 2
V
ce 2
P3
Vbe
3
V
ce
3
Vbe 4
V
ce 4
P5
Vbe 7
+VDF M
Minimum
35
15
0. 6 volt
0 volts
7O
0.6 volt
0 volts
3O
0.6 volt
2O
1 volt
35
0.5 volt
4.7 volts
Maximum
0.6 volt
0.3 volt
0.8 volt
0.3 volt
0. 7 volt
0.2 volt
0.9 volt
i. 5 volts
1 volt
Table 5.2-I. {continued)
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Assuming Q2 is "off, "
14 max
VI 0 max
R6 rain
= V 3V i0 max max + VCRI rain
= -4. 4 volts
Therefore,
I4 max = 5. 5 rna.
Substituting 14 max and 13 max into Eq. (5. 2-3) yields
I = 5. 885 ma.
c 1 max
Ib = Ii min
I min
- 12 max
I1 rain
+VDF M V 1 rain
R9max
VI min = E3 rain + Vbe
l max
= -4. I volts
I = 0. 735 ma
i min
I2 max
Vbe
1 max
R
I0 min
- 0.1ma
Substituting II min and I2max into Eq. (5. 2-9) yields
I_ = O. 635 ma.
u 1 min
Substituting I
c 1 max and Iblmi n
into Eq. (5. 2-2) yields
8f = 9. 25.
1
From equation (5. 2-i),
8f = 9. 25 <60 = 81 icclin.
1
Therefore, Q1 is saturated.
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(5.2-7)
(5.2-8)
(5.2-9)
(5. 2-10)
(5. 2-11)
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Q3 is saturated under worst-case conditions if:
< 83 min.
_f3 max
(5. 2-12)
Find _f3 max.
I
c3 max
_f3 -
max %3 min
(5. 2-23)
Ib3 min = I3 min 15 max
(5. 2 - 14)
15 max
Vbe3 max
R
17 min
- i0_ amp (5. 2-15)
13 min
V2 min V3 max
R8 max
(5. 2-16)
= - Vbe 3 = 9. i voltsV2 min E1 min max
(5.2-17)
= = -4. 6 volts (5. 2-18)
V3 max E3 min + Vce I max
Substituting V 2 min and V 3 max into Eq. (5. 2-16) yields
13 rain = O. 243 ma.
Substituting 13 min and 15 max into Eq. (5. 2-14) yields
Ib3 _ 13rain min 0. 243 ma.
(5. 2-19)
V5 max - V4 min
I =
c3 max R5 min
(5. 2-20)
= E - V = i0. I volts
V5 max 1 max ce3 min
(5. 2-21)
+ +
V4 min = Vbe6 min Vbe5 min Vbe4 rain
= 2. 2 volts
(5. 2-22)
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Substituting V 5 max and V4 rain into Eq. (2-20) yields
I = i. 98 ma.
c3 max
Substituting I and Ib3 into Eq.c 3 max min
(5. 2-13) yields
8f : 8.14.
3 max
From Eq. (5. 2-12),
8f3 max : 8. 14 < 15 : _3 min"
Q7
Therefore, Q3 is saturated under worst-case conditions.
is "off" if"
<E 3 +V6 max Vbe
7 rain
Find V 6 max.
V6 max = E3 + Vcel max + VCRI rain Vbe2 rain =-4.7volts
V6 max = -4. 7 volts < -4. 5 volts = E 3 + Vbe 7 rain
Therefore, Q7 is "off" under worst-case conditions.
To determine R such that Q6 will saturate,
I
8f _ sp max
6 max %6 rain
= 8f6Let 8/,vmin = 20
max
From Eq. (5.2-16),
I
T _ sp max
"b
6 rain 8f6
max
- 0. 65 amp
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(5.2-15)
(5.Z-16)
(5.2-17)
(5.2-18)
I
I
i
II
II
It
II
II
I
I
I
I
I
II
l
I
II
i
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
= + 17Ib6 rain Ib4 rain min
14 =I -I
u4 rain c 3 crain 2 max
Since Q7 is "off",
= 19Ic 2 max max
I9 max
VIO max
- Vbe 2 rnin
R7 min
E 3
Vl0 max is found in Eq. (5. 2-8)
19 = 0 mamax
i.e. : Q2 is "off".
From Eq. (5.2-20),
Ib4 = Ic3 •min min
V5 rain - V4 max
I =
c3 rain R5 max
= = 9. 6 volts
V5 min E1 min - Vce 3 max
V4 max = Vbe6 + Vbe + Vbe 4 = 3. 1 voltsmax 5 max max
Substituting V 5 min and V 4 max into Eq. (5. 2-24) yields
= 1.08 ma = %Ic3 rain 4 min
From Eq. (5. 2-19),
17 min = Ib6 rain
I_. -_0. 65 amp
4 min
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re- i ¢%%
(5. 2-20)
(5. 2-21)
(s. 2-22)
(5. z-z3)
(5. 2-24)
(s. 2-25)
(5. 2-26)
(5. 2-27)
17 minimum must be delivered under worst-case conditions
(i.e., minimum supply and maximum V9).
E2 min V9 max
= (5. 2-28)
Rmax 17 min
Let R
max
be a 1 percent resistor with 5 percent overall tolerance.
E2 rain V9 max
= (5. 2-29)
Rmax i. 05 17 rain
V 9 max = Vbe6 max + Vbe5 max + Vce4 max = 2.6 volts (5. 2-30)
R = 3. 35 _, i%, 5 watt
max
The above R
max
±5 percent, 3 watt resistor in the 250 watt OCR
Q4 is saturated if:
is a recommended change from R = 3. 9 _1,
6f4 < 64 rain
max
I
c4 max
6f4 max - Ib4 rain
(5. 2-31)
(5. 2-32)
I
c5 max 17 max
I =_
c4 6 _5max 5 rain rain
(5. 2-33)
I7 max
E2 max - V9 rain
Rmin
(5. 2-34)
+
V9 rain = Vbe6 rain Vbe5
+V
min ce4 min
= i. 6 volts (5. 2-35)
R = 3. 19_]
min
= i I ampI7 max "
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Substituting into Eq. (5.2-33) yields
I = 36. 6 ma.
C 4 r-!na X
Substituting Lb6 rain (Eq.
yields
5. 2-18) and I into Eq. (5. 2-32)
c4 max
$f4 = 38.
max
From Eq. (5. Z-31),
Bf4 max = 38 < 70 = _4 rain" (5. 2-36)
Therefore, Q4 is saturated under worst-case conditions.
Now the "on" case for the 50 watt regulator will be considered.
There are three components in the 50 watt regulator which are
different from the 250 watt regulator. These are: R6, R 3 and R.
Analysis will proceed to determine if these changes affect worst-case
operation.
R 6 affects the "on" condition of QI" Q1 is in saturation if:
_fl < BI rain (5.2-1)
max
I
c 1 max
- (5.2-2)
8fl max £bl rain
Ib 1 rain
is the same as the g50 watt case.
Ib = 0. 635 ma
1 rain
I = 14 + 13 (5 g-3 )
c 1 max max max
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I3 max is identical in both cases.
I3 max = 0.385 ma
VI0 max
14 R 6max l_in
- I. 83 ma
Substituting into Eq. (5. 2-3) yields
I = 2. 215 ma.
C 1 max
Substituting into Eq. (5. 2-2) yields
=3.5.
fI max
From Eq. (5. 2-I),
8fl max : 3. 5 < 60 = E1 min"
Therefore, Qi is saturated under worst-case conditions.
Component R 3 has little effect on the circuit operation.
determine the maximum value of R,
R
max
E2 min V9 max
i. 05 17 rain
V 9 max
remains unchanged.
V 9 =
2. 6 volts
I7 rain = Ib6 rain Ib4 rain
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(5.2-7)
To
(5.2-29)
(5.2-3o)
(5.2-27)
I
I
I
I
I
I
I
I
I
I
I
I
l
I
l
I
I
I
II
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I
Assuming Ib4 << Ib6nain nain
(5. Z-37)
I7 rain _ %6 1_in
I
= sp1_ax _ 0.3 anap (5.Z-18)
Ib6 rain 8f6 max
Substituting into Eq. (5.2-29) yields
R = 7.15i2, 1%, 3 watt.
max
The above R is a recommended change from R = 15_, ±5 percentmax
1/2 watt in the 50 watt regulator.
Under worst-case negative DFM input conditions,
show that Q6 is "off". The following approach is taken:
I. prove that Q1 is "off"
Z. prove that Q2 is saturated
3. prove that Q6 is "off"
It can be seen from Figure 5. Z-3, that when the power amplifier
transistor turns "off," the base of Q1 is open circuited. Therefore,
Q1 is "off" under worst-case conditions.
it is desired to
5V
SWITCHING
CIRCUIT
2N22t9
2N1132
1
(_ IoF_C°_Tc_
R9
IOK
-5V
Figure 5. 2.-3. Driving circuit.
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As QI turns "o_f," 13 approaches zero. Q3 Begins to turn "off"
which back biases CR I and forward biases CR 2. Assuming Q2 goes
into saturation, Q6 should turn "off".
Q2 is saturated if:
8fz max _ _2 rain (5. 2-38)
I
c2 max
- (5. 2-39)
Bf2 max Ib2 rain
V
_ 10 rain (5.2-40)
Ib2 rain R6 max
VIO min = E3 rain
_ Vbe7 - Vbe 2 = -3. 3 volts
max max (5. 2-41)
Ib = 2. 75 ma
2 min
I
c2 max = + 19 Ib2 (5. 2-42)Ib7 max max min
Ib 7
max
I7 max
B 7 min
: 31. 5 ma (5. 2-43)
_9 max
Vbe7 max
R7 rain
= 0. 25 ma (5. 2-44)
Substituting into Eq. (5. 3-43) yields
I = 29.3 ma.
c2 max
From Eq. (5.2-39),
= 10.6.
8f2 max
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From Eq. (5. Z-38),
_f2 = i0. 6 < 35 = B2 min"
max
Therefore, Q2 is saturated under worst-case conditions.
Q6 is "off" if:
Vb6 max < RTN + Vbe 6 rain = I. 0 volts {5. 2-45)
Vb 6 = V6 max +Vce2 + VCR 2 (5. 2-46)
max max max
V6 max = E3 rain + Vbe7 max = -3. 9 volts (5.2-47)
Vb6 = -3. 0 volts
max
From Eq. (5. 2-45),
Vb6 max = -3. 0 volts < RTN + Vbe 6 min = i. 0 volts
Therefore, Q6 is "off" under worst-case conditions. All compo-
nents are the same in the 250 watt and 50 watt regulators for the "off"
case analysis; therefore, Q6 in the 50 watt regulator will also turn
"off" under worst-case conditions.
5.2.2 Stress Analysis
A stress analysis was performed on the switching circuit to insure
that none of the components are over stressed. It was found that CR 2
is required to deliver very nearly its rated current. This problem can
be resolved by replacing the IN3730 (CR2) with a IN4245 diode.
Table 5.2-2 is a summary of the stress analysis for block 2.
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Component Type
Designation
Transistors
Q 1
Q Z
Q3
Q4
Q 5
Q 6
Q 7
Resistors
R [ZS0w]
R [ SOw]
R3_Z50w]
R3E 50w]
R 5
R61250w]
R6[ 50w]
R 7
R 8
R 9
RI0
RI7
Diodes
CR 1
CR z
Capacitors
C Z
C I
ZN2219
2N2ZI9
2NII3Z
ZN2219
2N2893
2N3599
ZNZ893
3.35d
7. 15_
1.0d
3.0_
5.1K
1. OK
3. OK
5.1K
47K
10K
10K
100K
1N3600
1N3730
*Unless otherwise
Rating Actual Stress
Power Power
Dis sipation Dis sipation
(n_w)# (mw)*
800
800
I watt
800
17 watts
100 watts
17 watts
watts
watts
Vceo (volts)
40
40
35
40
80
80
80
350
Z50
25O
Z50
Z50
Z50
Z50
Z50
Z50
Z50
PIV If
volts ma
50 200
60 I, 500
(volts)
100
100
<i
<I
<i
Z
358
1. 65 watts
<1
O. Z watts
O. 9 watts
<I
<i
6
8
l0
<1
Z
5
<1
<1
2.5
70
5OO
75O
Vceo (volts)
15
10
10
5
5
50
15
Ply If
volts ma
15 6
10 i, 10O
(volts)
50
60
noted.
l
I
i
I
i
i
I
I
I
I
I
I
It
I
II
i
I
Table 5. 2-Z. Stress analysis summary for block 2.
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5. Z. 3 Conclusions
The switching circuit will work under worst-case conditions with
the following alterations:
i. Change CR Z (IN3730) to a higher current device such as
the IN4245.
Z. For the Z50 watt regulator, let R = 3. 32Q ±Ipercent, 5 watts.
3. For the 50 watt regulator, let R = 7. 15i2 ±I percent, 3 watts.
5.3 DUTY FACTOR MODULATOR
The Duty Factor Modulator (DFM) adjusts the duty factor of the
switching circuit such that the regulator operates about the solar panel
maximum power point. The DFM consists of functional blocks 3 through
6, Figure 5. 0-i.
Block 3, the astable oscillator, is anpn configuration in the
250 watt regulator, Figures 5.3-I and 5.3-3. The 50 watt regulator
uses pnptransistors in block 3, Figures 5.3-2 and 5.3-4.
Block 4 (Figure 5.4-1) is only necessary for the 4-phase Z50 watt
regulator. In the 50 watt Z-phase regulator block3 is fed directly to
block 5 as shown in Figure 5.3-2. Corresponding blocks 5 and 6 are
the same in both regulators.
Figures 5. 3-1 and 5.3-Z show only one phase of the 4-phase and
Z-phase DFM respectively. This was done to simplify analysis, since
all the phases for each regulator are the same.
5.3. 1 Block 3, Astable Oscillator (250-W OCR)
In the Z50 watt OCR, the 20-kHz astable oscillator block
(Figure 5.3-3) generates the clock rate for the circuit.
The criteria for operation are:
i. The astable will oscillate under worst-case conditions.
2. The frequency will not vary more than el0 percent.
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[,, CR5
IN3600
R19 _.
49.9K
E2 +5V log
CIRCUITt,_ /
BLOCK2 I OUTPUT /
-- " DFM J
/
-- I Q8_ / Q7
NTEGRATOR [ _ /_'I, _ -- -- -- _-" "_"_
I
R18
_ 22.1K
1%
I
Figure 5. 3-2.
R17
33.2K
1%
El +10V
Q6 Q I
2N1132 2N} 132 I
CR2
1 N3600
R16 100 PF
IK
R14
ilk
°' (b---2N2219
C7 R15
510 PF IOK
E3 -SV
E4 -10V
R1
1OK
50-W duty factor modulator (i phase).
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CR1
1 N3600
Q2
2N1132
R6
1OK
BISTABLEBLOCK4 4
E1+IOV
I T-LT 1','
l
/ R4:_ o-L_K :_ R2 // I '_T'°_ /
OUTPUT ] I I /
T c2 I I cl /
J 330 PF J J 330 PF |
i V4'L I¢ 1 V3 V2 _L 3.
._--- Ib2 2N2219
CR 2
CR1 i
1N3600 1N_,O0 _
I
E4 -lOV
Figure 5. 3-3. Astable oscillator block 3
(25o-w OCR).
The oscillator will operate under worst case if QI
cycle from full "on" to full "off. " Assuming QI
is "on" prove:
1. Q is "on"
2
2. QI is "off"
Considering the 250 watt OCR oscillator,
Q2 is "on" if:
Bfz max _ B Z rnin
and QZ can
is just "off" and Q2
(5.3-i)
I
c2 max
_fz max - %2 rain
":_Atable of critical parameters is provided in Table 5.3-1.
are defined in Figure 5. 3-3.
(5.3-2)
Symbols
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Symbol Minimum Maximum
m ,
l
E
4
R_
R 3
R 6
VCR1
VCR2
250 watt parameters
_2
V
ce Z
Vbel
C z
50 watt parameters
_2
V
ce 2
Vbel
C z
9. 9 volts
-9. 9 volts
8K
0. 6 volt
0. 6 volt
5O
0 volt
0. 6 volt
i0. I volts
-10. i volts
I0. 5K
105K
0. 6 volt
0. 6 volt
0. 6 volt
3O
0. 6 volt
347 pf
0
-i. 5 volts
-i
715 pf
Table 5. 3-I. Table of critical parameters for block 3.
El max - V4 min
I =
c2 R 6max n_in
: + VCR Z + E 4V4 min Vce2 min min max
Substituting into Eq. (5.3-3) yields
I : 2.45 ma.
c2 max
= -9. 5 volts
(5.3-3)
(5.3-4)
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Assuming QI is "off:"
= I1 +I Z%2 n_in rain rain (5.3-5)
Iz rain
E1 min - VZ max
R Z + R 3max rllax
(5.3-6)
VZ max = E4 min + VCRz + Vcez
max max
- -8. 7 volts
(5.3-7)
Substituting into Eq. (5.3-6) yields
Iz rain = 0. 16Z ma.
Assume:
II rain 0 ma.
Substituting into Eq. (5. 3-5) yields
I__ = 0. 16Z ma.
u g min
FromEq. (5.3-Z),
B = 15.
fZ max
Comparing with Eq. (5.3-1),
fz max
.8_ = 15 < 50 = 8Z rain °
Z max
Therefore_ Q2 will cycle "on" under worst'case conditions.
QI is "off" if:
V3 min < E4 min + VCR1 + Vbe 1 = -8.7 volts
max max ( 5. 3 - 8 )
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V3 rain occurs just as QZ turns "on"
= V_V3 nain o (QI "on '')+ V4 (Qz "_") (5. 3-9)
V3(Q 1 ,,on,,) = E 4 + VCR 1 + Vbe I - 8.7 volts
(5.3-10)
V4 (Qz"on ,,)= -9. 5 volts (5 3-4)
Therefore,
V3 rain = -18.2 volts.
From Eq. (5.3-8),
-18. 2 volts < -8. 7 volts.
Therefore, under worst-case conditions Q1 will cycle "off."
The frequency of operation is:
1.38 RC (5.3-11)
where R is the base resistance, and C is the value of the speed up
capacitor.
1
fmin : 1.38 (R 5 + R4)ma x (Cz)ma x = 18. 1 kHz (5.3-12)
f : I = Zl. 9 kHz (5. 3-13)
max 1.38 (R 5 + R4)mi n C z rain
5.3.2 Conclusion
Since this frequency range falls within the +I0_ specification,
the oscillator will work under worst-case conditions.
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5.3.3 Block 3, Astable Oscillator (50-W OCR)
The 50 watt OCR astable oscillator (Figure 5.3-4) will now be
considered. All biasing components are essentially the same for the
oscillators in both regulators. Therefore the forcing betas are the
same. Diff,'rent tr_nsistors are used, however the basic analysis
remains the sam_'.
O_ is "on" if:
< 3 (5. 3-I)
'_f2 2 rain
max
= 15 < 30 = 8gfz rain
max
Therefore, Q2 will cycle "on" under worst-case conditions.
El +10V
l
CR2 CR1
1 N3600 1 N3600
RAMP I OUTPUT
GENERATOR
OI Q2
2N1132 2N1132
CI C2
680 PF 680 PF
R2 R4
V4
R 1 R3 R5 R6
10K 90.9K 90.9K 10K
1% 1%
E4 -10V
Figure 5. 3-4. Astable oscillator block 3
(50-W OCR).
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Q is _off _ if:
i
V 3 > E 1
max rrlax
- VCRz ____in- Vbe = +9. 5 volts (5.3-14)I min
= V 3 (Q ,)+V4(Q 2, )V3 max i "on' 'on" (5. 3-9)
V3(Ql"on ,,)= El min + VCR2 max + Vbel max = +8.3 volts (5.3-15)
V4(Qz"on ,')= El rain - VCR 1 + Vce Z = 7. 8 volts (5.3-16)
max max
Therefore,
V3 max = 16. I volts.
From Eq. (5. 3-14),
16. I volts > 9. 5 volts.
Therefore, Qi will cycle "off" under worst-case conditions.
The frequency range is as follows:
I
= = 9 kHz
fmin I. 38 (R 5 + R4)ma x (C2)ma x
(5. 3-12)
1
f = = 11 kHz
max 1.38 (R 5 + R4)mi n (C2)mi n
(5.3-13)
5 3.4 Conclusion
Since this frequency range falls within the el0% specification,
the osciIlator will work under worst-case conditions.
5.3.5 Stress Analysis
A stress analysis was performed on the oscillators to insure
that components were not over stressed. A summary of results is
found in Table 5.3-2.
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Con_ponent TypeDesignation
Transistors
Q1 and QZ
[2 50w]
Q1 and Q2
[_ow]
Resistors
R
1
R Z
R 3
R 4
R 5
R 6
Diodes
CR I and CR 2
Capacitors
C I and C Z
g50w]
C I and C 2
[rOw]
2N2219
2Nl132
10K
0--20K
select
90.9K
0--_ZOK
select
90. 914
1 OK
IN3600
330pf
680pf
Rating Actual Stress
Powe r
Dissipation
(nl\v)<_
8OO
i watt
250
125
125
125
125
250
5OO
Power
Dis sipation
(row)*
Vceo (volts)
40
35
PIV If
volts ma
50 200
(volts)
500
5O0
<i
<I
37
<i
4
<i
4
37
Vceo (volts
Z0
2O
PIV
volts
Z0
(volts)
20
Z0
If
ma
Z
*Unless otherwise noted.
l
l
I
I
I
I
I
I
I
I
I
I
I
I
l
I
Table 5. 3-2. Stress analysis summary for block 3.
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5.4 BLOCK 4, BISTABLE FLIP-FLOPS
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The 20 kHz oscillator output is fed into two bistable flip-flops
which in turn generate clock pulses to control four ranap genei_ators.
A functional block diagram is shown in Figure 5. 4-I.
Figure 5.4-2 is a schematic diagram of block 4. Components
Ry, R 8, Rg, CR4, CR 3 and C 3 comprise the pulse generating circuit
which commands the flip-flop.
The criteria for operation are as follows:
I. WhenQ3 is "on", Q4 is to be "off" and vice versa.
g. The triggering time constant, 7 is to be smaller than the
C3
flip-flop's time constant, T
C5'
3. The bistable frequency response is to be greater than the
command pulse frequency.
is "on" if:Q3
_f3 < 83 rain' (5.4-I)
max
Assuming Q4 is "off. "
I
c3 max
- (5.4-z)
8f3 max %3 rain
E Z V 7max min
= (5.4-3)
Ic3 max R7 min
V7 min = E3 + V = -5. 1 volts (5.4-4)
max ce3 min
_A table of critical parameters is found in Table 5.4-1.
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RAMP
GENERATOR
PHASE A
PHASE B
PHASE C J
l PHASE D
i B 1
0
el: sFF2 TC1 °
Figure 5. 4-I. Functional block diagram, block 4.
Therefore,
I = 1.28 ma.
c3 max
E 2 + V 6max max
Zb3 rain (R9 + Rll)max
= E 3 + Vbe 3V6 max max min
= -4. 5 volts
Substituting into Eq. (5. 4-5),
Ib3 rain = 7.3 x I0
From Eq. (5. 4-Z),
Bf3 = 17. 6.
m_x
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20 kHz
OSCILLATOR
(5.4-5)
(5.4-6)
I
I
I
|
|
I
I
I
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I
I
I
I
I
I
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I
I
i
I
I
I
i
I
I
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!
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!
I
I
i
I
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I
RAMP
GENERATOR
BLOCK 5
OUTPUT
I R910K
Q4
2N2219 q
£2 _SV
R8
IOK
CR4
I N3600
cR3 %_I N3600
C5 C4
100 PF 100 PF
E3 -5V
R7
10K
V7
:: _ INPUT
5,% J
Q3
2N2219
ASTABLE
BLOCK 3
Figure 5.4-Z. Bistable multivibrator flip flop
From Eq. (5.4-I),
8f3 = 17,6 < 50 = 83 rain"
max
Therefore, Q3 is "ont' under worst-case conditions.
Q4 is "off" if:
V5 (Q4 "off")max < V5 (Q4 "on")min
V5 (Q4 "off")max = E3 + V = -4. 8 volts
max ce3 max
V5 (Q4 "on")min = E3 max
+ Vbe 4 = -4. 5 volts
rain
Substituting into Eq. (5.4-7),
-4 8 volts <-4 5 volts.
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(5. 4-7)
(5.4-8)
(5.4-9)
Therefore Q4 is "off" under worst-case conditions. It can be seen
that due to symmetry, Q4 will be "on" whenQ3 is "off".
The triggering pulse must have a shorter rise time (TC3) than the
rise time of the flip-flop (_C5) to insure triggering. Figure 5. 4-3 is
the equivalent circuit model used to find the trigger rise time, TC3.
Under worst-case cortditions,
<
TC3 max TC5 rain
(5.4-1o)
= R C (5. 4-11)
C3 max max 3 max
Rmax max / max max= R 9 /R 8 //R 7 = 4K (5.4-IZ)
Therefore,
T,_ = 2. 14 k/sec.
k_ 3 max
Figure 5. 4-4 is the equivalent circuit used to find the rise time
of the flip-flop.
TC5 rain = Rmin C5 min (5.4-13)
RII rain RIZ rain
R = = 40K (5.4-14)
min Rll min + R1Z rain
Therefore,
T = 3. 8 psec.
C 5 min
From _.q. (5. 4-10),
TC3 max = Z. 14 psec < 3. 8 _sec = I"C5 min
Since the time constants are nearly the same,
and C 5 be changed from I00 pf to 300 pf.
it is suggested that C 4
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I
I
!
I
I
I
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I
I
l
I
I
I
I
I
I
|
TC3
510 PF
16
WHERE:
R= R9//RS//R7
Figure 5. 4-3. Equivalent pulse circuit.
PULSE
INPUT
I
R11
I00K
R12
100 K
Figure 5. 4-4. Flip flop rise time equivalent circuit.
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Symbol Minimum Maximum
E2
E3
R7
R8
R9
Rii
R1
_3
V
ce3
Vbe3
Vbe4
C3
C 5*
C5_, ....
8K
80K
80K
5O
0 volt
0. 6 volt
0. 6 volt
95 pf
285 pf
5. 1 volts
-5.1 volts
IZK
IZK
IZK
1201<i
12014
0. 3 volt
535. 5 pf
315 pf
,:-'Original Design
':=':%ugge ste d change
Table 5.4-I. Table of critical parameters for block 4.
Substituting the new value of capacitance
T = ii.4 _sec.
C5 min
into Eq. (5.4-13),
From Eq. (5.4-10),
TC3 max = 2. 14 _Isec << 11. 4 _tsec = TC5 min"
If the above change is incorporated, a triggering pulse is insured
under worst-case conditions.
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To guarantee .... -._i._._ wh_ _ com___and tri_erin_ pulse is
delivered, the operating frequency should be less than one-half of
the flip-flop's natural frequency. The natural frequency is:
f
n
RII + RI2
RIIRI2C5
(5.4-15)
The flip-flop will work if:
f
n rain
f < (5 4-16)
max 2
f R 1 +nmin i max RI2 max = 26. 5 kHz (5.4-17)
R C 52RII max 12 max max
The maximum operating frequency is found from block 3
Eq. (5. 3-13).
f = 21. 9 kHz
max
From Eq. (5.4-16),
f = 21. 9 kHz < 26. 5kHz-
max 2
f
n rain
5.4 1 Conclusion
If C 4 and C 5 are changed to 300 pf, allofthe criteria for reliable
operation can be met and the flip-flop will operate under worst-case
conditions.
5.4.2 Stress Analysis
A stress analysis was performed on block 4 and the results can
be found in Table 5.4-2.
5 -45
Component
Designation
Transistors
Q3 and Q4
Resistors
R
7
R
8
R 9
RI0
RII
RIZ
RI3
Diodes
CR I and CR Z
Capacitors
C 3
C 4 and C 5
Type Rating
Vceo (volts)
Actual Stress
ZNZZI9
IOK
lOK
lOK
100K
100K
100K
100K
Powe r
Dissipation
(n-lw)g-"
800
PIV
Power
Dis sipatior
(n-lw)':-"
IN3600
510pf
300 pf
250
Z50
Z50
250
250
Z50
Z50
40 <1
Z
<l
Z
<l
<l
<1
<1
If
5OO
(volts) (ma)
50 Z00
(volts)
5OO
5OO
Vceo (volts)
lO
PIV
(volts)
15
, e
(volts)
15
10
If
(ma)
2.
*Unless otherwise noted.
Table 5.4-2. Stress analysis summary for block 4.
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5. 5 BLOCK 5, RAMP GENERATOR
The ramp generator, Figure 5. 5-I, develops a voltage which is
proportional to time and is synchronized by the astable oscillator. The
comparator compares the ramp generator output with the integrator
output. At their zero crossover point, the comparator output changes
states.
The ramp generator operates in the following manner. Assume
C 7 (Figure 5. 5-i) is completely discharged. At t = 0 (Figure 5. 5-Z)
C 7 charges at a constant rate by means of the current generator, Q6'
until the voltage across C 7 approaches E Z at t : tI. At this time Q6
saturates and there is no further increase in the voltage across C 7. A
pulse at the input of Q5 at t = tZ turns "on" Q5 and discharges C 7
quickly. _At the termination of the pulse Q5 turns "off" (t = t3) and C 7
begins to charge again.
The following criteria are necessary for circuit operation.
I. C 7 must completely discharge before Q5 turns "off".
Z. C 7 must completely charge before Q5 turns "on".
3. The comparator outputs must not differ by more than ten
percent per period.
5.5. 1 Worst Case Analysis, Ramp Generator (250-W OCR)
The 250 watt regulator will be considered first. It is necessary
for Q5 to remain "on" for a period of time sufficient to discharge C 7
under worst case conditions. Referring to Figure 5. 5-I, it can be seen
that the maximum discharge time, r7max , required is:
*r7max = 4 (Rl6ma x C7max ) = Z.58_sec. (5.5-I)
It is assumed that four time constants are required to discharge C 7.
":_A table of critical parameters is found in Table 5.5-i.
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VOLTS
COMPARATOR
BLOCK 6
OUTPUT
E2 = IOV
El = 15V
T _ RI7*
1/8w
Q6
2N1132
C7
510 PF
2C_2219 I
R16 R14
IK IOK
I15
C6
100 PF
R15
IOK
MULTIVlBRATOR
*R17 = 33.2K, 1% IN 250W OPTIMUM CHARGE REGULATOR
R17 = 44.2K, I% IN 50W OPTIMUM CHARGE REGULATOR
Figure 5. 5-I. Block 5 ramp generator.
0 t I
TIME
Figure 5. 5-2. Ramp generator output.
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m,
!
t
Symbol Minimum Maximum
--I
E 2
R 7
RII
RI4
R
15
R16
R 17
C 5
c 6
C 7
Vbe 5
Vbe 6
V.
in
14. 8 volts
9. 8 volts
8K
80K
8K
8K
O. 8K
31. 5K
285 pf
95 pf
485 pf
0. 6 volt
0. 6 volt
8. 8 volts
15. 2 volts
i0. 2 volts
IZK
I20K
12K
IZK
I. 2K
34. 88K
315 pf
105 pf
535 pf
0. 6 volt
0. 6 volt
9. 2 volts
! Table 5.5- 1. Table of critical parameters
(250-W OCR) for block 5.
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Q5 will turn "on" when a positive pulse is applied to its base. The
length of the pulse determines the "on" time of Q5' and therefore, must
be considered. This pulse length depends upon RI4 , RI6 and the slow
turn "off" time of the flip-flop (Figure 5.4-Z).
WhenI Z exceeds I15, Figure 5. 5-1, Q5 turns ':on". In the same
fashion, when IZ falls below I15, Q5 turns "off". An equivalent circuit
xnodel is developed in Figure 5. 5-6a which is used to determine the
transfer function Ig/Vin. The transfer function was solved by a digital
computer, and a plot of the results for worst-case conditions is shown
in Figure 5.5-4 and Figure 5.5-5. From Figure 5. 5-6b,
: -E i - (5.5-z)
RI4 +
and,
Vo(s) (5.5-3)Iz(S) - i '
RI4 + -_6
From Figure 5. 5-6b,
V°
In (5. 5-4)I = R
7
Substituting Eq. (5. 5-3) and Eq. (5.5-4) into Eq. (5. 5-2),
Vo
in i
Iz(s) =
R7 RI4 C5 s 2 + S -]- T2 + TI T3
(5.5-5)
where:
T
1
rZ
T3
= C5R
P
= C 5 RI4
= C 6 RI4
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il
i
!
2
u
a_
2OO
160
120
80
4O
2O0
160
120
8O
4O
i I I I
I
I
I
I
1 2
I
I
;.-4
I
I
I
I
I
I
'_"------o.---_
TIME, MICROSECONDS
Figure 5. 5-4. Transfer function response curve,
minimum on time.
9
1 3 4 5 6
TIME, MICROSECONDS
"-I
I
I
I
7 8
Figure 5. 5-5. Transfer function response curve,
maximum on time.
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I0
Vin
(9V)
R7
RII C5 FLIP -
C6
FLOP
v<inI = "_
Figure 5.5-6a
) Re
Equivalent circuit.
V
o
R14
I
IjFL R7 R11
Rp = R7-_11
IP - FLOP
Figure 5. 5-6b. Simplified equivalent circuit.
The general inverse Laplace transform of Eq. (5. 5-5) is:
-ts I -ts 2
Iz(t ) = k I e + k 2 e (5.5-6)
where s i and sZ are factors of:
s + s + Tq
1
+ (5.5-7)
"rI r 3
and,
v lzn [ 1= s = -s I (5.5-8)kl R 7 RI4 C 5 s + sZ
k2 = .k I (5. 5-9)
To find the shortest "on" time, all the components are used at their
minimum values along with a minimum Vin.
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I
I
I
I
I
I
I
I
I
Substituting minimum worst-case values into Eq. (5.5-6),
._-4 -3.2981x105t ,_4 -l.91019x106t.
12(t) = 3.05 x I0 e - 3. 05 x ,u e
(5.5-i0)
Minimum "on" time occurs when the maximum amount of current
is shunted through R 15"
Vbe5 max
I15max R = 75 gamp (5. 5-11)
15 rain
Base current is supplied to Q5 when I exceeds Ii5ma x. From
Figure 5.5-4, it can be seen that the minimum "on" time of Q5 is
4.0 _sec.
Maximum "on" time is achieved by allowing all the component
values and voltage levels to be maximum, and shunting minimum
current through RI5.
Substituting maximum worst-case values into Equation (5.5-6),
-2. 02133x105t -i. 13787x106L.
I2(t ) = 2 15 x i04 e 2 15 x 104• -- • e
(5.5-lZ)
Vbe5 min
I15 min - R - 50 Mamp (5.5-13)
15 max
Figure 5. 5-5 shows the maximum "on" time to be 6.9 F_sec.
Since the maximum discharge time of C 7 is less than the mini-
mum "on" time of Q5' C7 will completely discharge under worst-case
conditions• That is:
T7max = 2. 58 FLsec < 4.0_sec = minimum "on" time.
C 7 charges at a constant rate by means of the current generator
consisting of Q6 and RI7. Figure 5. 5-7 is an equivalent circuit for the
charging case.
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C7
'5i0 PF
Figure 5.5-7. Equivalent charging circuit.
For a constant current source:
I = C d--y-v
dt " (5.5-14)
For worst-case charge time:
At
max
CTmax AVma x
'Ima in
(5.5-15)
Referring to Figure 5.5-I,
I
main
E 1 main
- Vbe 6
max
-E
2. max
R
17max
= 126 _amp. (5.5-16)
AV = I0 volts
max
Substituting into Equation (5.5- 1 5),
At = 42.. 5 _sec.
max
The minimum time between input pulses at the base of Q5 is
found from the maximum frequency of the astable oscillator (Block 3).
From Equation (5. 3-13),
f = ZI.9 kHz (5.5.-17)
max
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i
I
I
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I
I
I
I
I
I
I
1
I
I
I
II
!
I
I
I
I
I
I
I
I
I
I
f
max
is divided in half by the bistable (Block 4), therefore,
f
_:, _ max
- max Z = i0.9 kHz. (5.5-17)
The minimum period is:
1
Z'
min f' - 92 Msec. (5.5-18)
max
If the time between pulses T' is greater than the total
' min'
maximum time that O 5 is "on", ton max' and the maximum time it
takes to charge C7, At max' then C 7 will completely charge.
If
T' >t + At
min on max max' (5.5-19)
then C 7 will have time to completely charge.
Tmi n = 92 _sec >59.4 _sec = t + Aton max max
Therefore, C 7 will completely charge under worst-case conditions.
The voltage ramp output is given by the relation
Av I
volts/sec (5. 5-20)ht-C
This relation is important in that the duty factor of each phase
should be nearly the same. If the ramp rate is decreased then the duty
factor will be lengthened and conversely if the ramp rate is increased,
the duty factor will decrease.
The maximum ramp voltage is:
I
\_L_(A-_ax-- Cmax7min' (5.5-21)
where
E1 max - Vbe 6 min " E2 rain
= = 152 _amp. (5.5-22)
imax R 17 min
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Therefore,
(f_)max = 0.3 volts/kisec.
The minimum ramp voltage is given by the relation
I
(L:v)_ rain - cTminmax -0.235 volts/_sec. (5.5-23)
The duty factor is dependent upon the "on" time of Q5, (tI - tO), and
the time required for the ramp voltage to reach the integrator voltage
(t2 tl) as shown in Figure 5. 5-8.
The maximum period of the DFM output is:
T -_(t + - t )maxmax 1 t0)max (t2 1 (5. 5-24)
Figure 5.5-5 shows
(tI t0)ma x = 6.9 psec.
INTEGRAT OR
0
VDF/_
L--/
TO t1 t2 t3 tO
RAMP
GENERATOR
Figure 5.5-8. Duty factor modulator waveforms.
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If all reference voltages are made positive for simplification of
analysis, then the worst-case integrator voltage, Vint, is +5 volts.
Vint
(t2 - ti)max = (Sv/At)min : 21.3 _sec (5. 5-Z5)
From Eq (5. 5=24),
T = 28. 2 usec.
max
The minimum DFM period is:
Tmin = (tI - t0)mi n + (t2 - tl)mi n (5. 5-26)
Figure (5. 5-4) shows
(tI - t0)mi n = 4 _sec
(t 2 - tl)mi n =
Vint
(Av/At) max
= 16. 7 usec (5.5-z7)
Therefore,
Tmin = 20.7 _sec.
The maximum percentage variation per period is:
Maximum percent =
T -T
max rain
W !
min
= 8 percent (5. 5-28)
Since the difference is less than the ten percent required for reliable
operation, the ramp generator will work under worst-case conditions.
By designing the bistable with pnp transistors, the output pulse (which
is coupled to the base of Q5 ) would depend on the fast turn-on (instead
of turn-off) time characteristics of the bistable transistors. Thus,
the on-time of Q5 could be more tightly controlled.
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5. 5. 2 Worst Case Analysis, Ran_p Generator (50-W OCRI."
Consideration will now be given to the 50 watt OCR ramp gen-
erator. The 250 watt OCR ramp generator is identical in design to the
50 watt generator, Figure 5. 5-I. However, analysis varied somewhat,
in that a fast rise time signal can be assumed to exist at the input, and
Rl7 is changed in value.
The maximum time required to completely discharge C7,
is the same for both 50 and 250 watt OCR ramp generators.
c7 max'
T7 max = 2. 58 _sec (5. 5-1)
It is necessary to find the minimum
enough discharge time for C 7.
minimum and 115 is maximum.
circuit of Figure 5. 5-9b.
From Figure 5. 5-9b;:",
"on" time of Q5 to insure
Minimum "on" time occurs when IZ is
12 (t) is found from the equivalent
V. -V
in o [ I].
- i (s) RI4 +-_6 (5. 5-29)
Solving for i (t):
_-ii(s)=i(t) =
Win - V O R14C6
e (5.5-30)
R I4
Solving for t,
t = RI4C 6 in
V. -V
in o
i (t) R14
(5.5-31)
A table of critical parameters is given in Table 5.5-2.
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I
I
I
I
I
ii
I
I
LI
FLIP-FLOP
I00 PF C6
+15 VOLTS
J
J
1
I
,. BLOCK 3
50 WATT OCR
Figure 5.5-9a. Equivalent circuit.
FLI P- FLOP
RI 4
in ___cs _+Joo PF
2_
Figure 5.5-9b. Simplified equivalent circuit.
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Symbol
E l
E 2
RI4
R
14
R
15
R 16
R
17
C 6
C 7
Vbe 5
Vbe 6
Minimum
14. 8 volts
9. 8 volts
8K
14. 4K
8K
0.8K
4Z. OK
95 pf
485 pf
0. 6 volt
original
design
suggested
design
Maximum
15. Z volts
I0. Z volts
IZK
ZI. 6K
IZK
I. ZK
46. 5K
105 pf
535 pf
I volt
0. 6 volt
original
design
suggested
design
I
I
l
I
I
I
I
I
I
I
Table 5. 5-Z. Table of critical parameters (50-W OCR).
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Therefore,
R14 r- I_tmin : n_in "_6 rain _-
Vin rain - Vo max
i (t)max RI4 min
(5.5-3z)
Let i (t)max be the maximum current in RI5.
V
be5 max
i (t)ma x - R
15 min
- IZ5 _ amp
Solving Eq. (5. 5-3Z) yields
tmin 1. 97 _sec
The minimum "on" time is less than the required time to dis-
charge C 7. Therefore, it is suggested that R14 be changed to 18K ±5%.
With this change,
tmin 2. 7 _sec
Sufficient time is now available for C 7 to discharge under worst-case
conditions.
Capacitor C 7 will charge at a constant rate. A complete general
analysis is found in the 250 watt OCR ramp generator discussion.
From Eq. (5. 5-16),
Imi n = 86 _xamp
Substituting into Eq. (5. 5-15) yields
At : 6Z. 2 Msec .
max
The minimum time between input pulses is found from the
maximum frequency of the astable oscillator (Block 3).
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IT
min
I
f
max
- 9i _sec {5.5-34)
If:
i
T
rain _-t +At ,on max max (5. 5-35)
then C 7 will completely charge.
t = maximum time Q5 is "on"on max
From Eq. (5. 5-31),
t =R
on max 14 max
V. - V
In max o rain
C 6 in (5. 5-36)
max [(t)min RI4 max
Vb e 5 min
i (t) min - : 50 _amp (5. 5-37)
R15 max
Therefore,
t on max = 5.82 vsec
From Eq. (5.5-35),
91 _sec > 73.8 psec .
Therefore, C 7 will completely charge under worst-case conditions.
The duty factor output period variations are found exactly as in
the 250 watt OCR case. It was calculated that:
(tl-t0) max = 5.82 Msec
(t2-tl) max = 28 Msec
(tl-t0) rain = 2.7 _sec
(t2-tl) min = 23. 1 _sec
(5.5-36)
(5.5-25)
(5.5-32)
(5.5-27)
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Component
JDesignation
Transistor
Q5
Q6
Resistors
RI4
R15 [250w]
RiS [SOw]
R16
RIV [250w1
R17 [5Owl
Capacitors
C 6
C 7
Type
2N2219
2Nl132
Rating
Power
Dissipation
(n%w) ;:-"
Vceo (volts)
Actual Stress
Power
Dissipation
(n-lw);:'
Vceo (volts)
10K
10K
18K
1K
33.2K
44.2K
100pf
510pf
800
1 watt
250
250
250
250
125
125
4O
35
<i
<i
<I
<i
<i
<i
<I
<i
i0
15
':-'Unless otherwise
(volts)
500
5O0
noted.
(volts)
15
i0
I
I
,I
I
Table 5. 5-3. Stress analysis summary for block 5.
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Therefore, from Eq. (5.5-24) and Eq. (5.5-26),
T
max = 33. 82 p sec
T
min = 25.8 _sec
The maximum percentage variation per period is:
T -T
max rain
= 8. 7 percent
T'
rain
Since this difference is less than the i0 percent maximum variation
allowed, the ramp generator will work under worst-case conditions.
(5. 5-38)
5. 5.3 Conclusions
If the recommended changes are incorporated into the design,
both the 250 watt and 50 watt OCR ramp generators will work under
worst-case conditions.
5. 5.4 Stress Analysis
A worst-case stress analysis was performed to insure that all
components were correctly rated. Table 5.5-3 shows the results
of this analysis.
5.6 BLOCK 6, COMPARATOR
The comparator (Figure 5.6-1) senses the integrator voltage
level. When the ramp generator develops a voltage which is equal to
the integrator voltage, QI0 turns "off". A ramp voltage which is
negative with respect to the integrator voltage allows QI0 to stay "on".
The triggering point is ideally at the zero cross-over point. However,
due to initial offset in the differential amplifier and current generator
fluctuations under worst case, the cross-over point is offset. A maxi-
mum offset of i00 millivolts is used as the criterion for worst-case
operation.
Two conditions are to be considered.
i. The current generator Q9 delivers maximum current causing
the offset to be on the positive side of zero trigger.
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fie r,
Z. The current generator delivers minimum current, such that
the offset will be on the negative side of zero trigger.
Figure 6-2 shows the equivalent circuit for the differential ampli-
Q7 and Q8 of Figure 5.6-I.
AE = offset voltage
Ai b = offset base current
r = intrinsic emitter resistance
e
Ai = offset collector current
C
= current gain.
From Figure 5.6-2,
AE
: Ai b • 7 r (i+@) (5.6-i)e
c
a% - p (s.6-7.)
Ai = I - I , (5. 6-3)
c c8 C 8
Where Ic8 is the current required to turn "off" the power amplifier,
Q10 of Figure 5.6-1.
E1 +15V
,_ IOK
o, (q'_
2N2219 _-_ 4-- Ibl I
_°K____o,/
I
RETURN
!
Cl0
E2 +10V I19
QI0 _
2NI 132_J_
J _10
INTEGRATOR
BLOCK 9
R19
49,9K
I%
CR
I N3600
E2 +IOV
c 8
Q8 2N2918 Q [
I
c9
2%2,9(
_Jt RETURN
R18
22.1K
1°/o
RAMP
GENERATOR
BLOCK 5
E3 -SV
Figure 5.6-I. Comparator.
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E "_ 2re(l+#) 'GAib
Figure 5.6-2. Differential amplifier
equivalent circuit.
O
Substituting Eq. (5.6-3) and Eq. (5.6-2) into Eq.
that _ = l+_ yields
AE = (Ic8 - Ic8) 2 r e
Considering the first condition,
*I
C9 max
E3 max Vbe9 rain
R
18 rain
(5. 6-I) and assuming
(5.6-4)
215 pamp . (5.6-5)
From Eq. (5. 6-4)
AE
max : (Ic8 I'max c8 rain) 2
r
e max (5.6-6)
Ic8 max 2
I
c 9 max
- 107.5 pamp (5.6-7)
r
e
max
-3
3Z x i0
= = 300
I
C8 max
(5.6-8)
= + 119 rain
Ic8 rain Ib i0 rain
(5.6-9)
A table of critical parameters is found in Table 5.6-2.
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!!
!
Assuming Ibl 0 rain
19 rain
= 0 amps, then
E
2 max - Vl_ _
_I0 max
+ VCR nqin
R19 max
(5. 6-10)
= 92 tsamp
From Eq. (5. 6-9)
X I
c 8 rain
: 92 _amp
i
I
!
I
I
Substituting into Equation (5.6-6) yields
AEmax : 9. 35 mv offset
If AE
offset is :
is the initial offset of the difference amplifier,
o
the total
AE T : AE + AE : 19 35 inv. (5 6-11)max o max "
The second condition occurs when the current generator delivers
minimum current.
From Eq. (5.6-4),
I AEmin =(IC8min
- I'
c 8 ma:_)
2. r
e max (5.6-1Z)
I
!
!
E3 min - Vbe
I = 9 max = 186 bLamp (5. 6-13)
c9 rain R18 max
I
c 9 rain
I - - 93 _amp (5.6-14)
c8 min Z
3Z
r - - 345 _ (5.6-15)
e max I
c8 rain
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' = Ib + I19 maxIc8 max 10 max
(5.6- 16)
- E +
El max 2 rain Vbe VCR max
i0 rain
19 max R
19 rain
Figure 5. 6-3 is the equivalent circuit for finding Ibl 0
max.
From Figure 5. 6- 3.
= Ii0
Iblo
max
I
C
i0 max
- _ I0 min
(5.6- 18)
I = Ibl + IbeCl0 max max i max
(5.6- 19)
Ib
I
C
i max
I max _i rain
E2 +10V
- 98 _amp (5. 6-20)
QIO
2N1132
I
el0
lb 1
Figure 5.6- 3.
10K
10K
]be I
i
Equivalent circuit.
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I
I
I
I
I
I
I
I
I
I
I
iII
II
I
i
I
i
I
II
I
I
I
I
I
I
,I
I
II
It has been shown in the switching circuit analysis that I
c I
= 5. 885 ma. max
Vbe.
1 max
- - 75 _amp
Ibe 1 max R rain
Substituting into equation (5.6-18)yields
(5.6-zl)
Substituting Ibl 0 max
Ib = 17.3 F_amp
i0 max
and I19 max into Equation (5.6-16) yields
I' = 127.3 pamp
c8 max
Therefore,
AE : -il.9 inv.
From Eq. (5.6-Ii),
AE T = AEmi n + AE = -31 9 mv (5 6-17)o min "
5.6. i Conclusions
Figure 5.6-4 is a graphical interpretation of the results. Since
the maximum offset does not exceed thel00 millivolt limit, the difference
amplifier and power amplifier will work under worst-case conditions.
IOV
RAMP GENERATOR VOLTAGE
_IGGER POINT
19.4 MV_
TIME
Figure 5.6-4. Maximum and minimum
trigger levels.
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5. 6. Z Stress Analysis
A stress analysis was performed on the differential amplifier to
insure that all of the components were not over stressed. The results
of this analysis are found in Table 5. 6-1.
Component Type Rating Actual Stress
Designation
P owe r Power
Dissipa- Dissipa-
tion tion
(row)-':-" (mw)_':-"
Transistors Vceo (volts)
Q7' Q8
Q9
Ql0
Resistors
R18
R 19
Diodes
CR
2N2918
2N2219
2NI132
22. IK
49. 9K
IN3600
25O
8OO
I watt
45
4O
35
iZ5
IZ5
PIV If
(volts) (ma).
500 50 ZOO
<i
i
Z
I
<I
Vceo (volts
i0
5
i0
PIV If
(volts) (ma)
0 0.2
":-'Unless otherwise noted.
I
l
I
I
I
l
I
I
I
I
I
I
I
I
Table 5.6-i. Stress analysis summary for block 6.
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I
I
I
I
II
I
I
I
I
I
I
I
Symbol Minimum Maximum
-l
E Z
E 3
R
R18
R
19
VCR
_1o
Vbel0
Vbe9
&E
O
Vbel
14.9 volts
9. 9 volts
-4.9 volts
8K
giK
47.5K
0. 6 volt
6O
l0
0.6 volt
0.6 volt
i0 mv
15. 1 volts
i0. 1 volts
-5. 1 volts
23. 2K
5Z. IK
0. 6 volt
0. 6 volt
0. 6 volt
I0 mv
0. 6 volt
I
I
I
I
I
I
I
I
Table 5.6-2. Table of critical parameters for block 6.
5. 7 BLOCK 7, PEAK HOLDING COMPARATOR
This circuit (Figure 5.7-i) acts as a memory to store a voltage
proportional to the maximum current delivered to the battery. When
the current drops a preset amount below the maximum point, the
circuit generates a pulse which is then used to trigger the bistable.
A 250 Hz signal with a peak of approximately one volt
(Figure 5.7-2a) is the input to the peak holding comparator. The
operation is as follows: Assume C l is charged to minus five volts.
As the input voltage increases, Q1 is "on" and Q2 is "off." C 1 charges
to the peak input voltage. As the input decreases, the diode, CR
I'
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%
P_e
_z
u
o
v
0
4-_
0
u
0
p...
.4
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
II
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
(o)
=Iv
Vin
(b)
v
c)
-sv
v O_t
Figure 5.7-2. Peak holding comparator waveforms.
becomes back biased turning QZ "on, " which turns Q7 "on. " A negative
pulse is delivered to the bistable, and Q6 is turned "on" which causes
Q5 to turn "on." Capacitor C 1 charges to minus five volts turning Q2
"off. "
When Q2 turns '_off," the same sequence described above, turns
"off." The cycle is now ready to begin again.Q5
Two criteria are necessary to insure circuit operation.
I. The total offset required to turn "on" Q3 is not to exceed
0. 3 volts.
2. C 1 must have sufficient time to charge to minus five volts,
yet Q5 must be "off" when the next cycle begins.
The maximun _, offset required to turn Q3 "on" is defined by the
following equation:
max = AETmax + AERI, Z max
(s.7-1)
5-73
I
where
AETmax
and
AERI, 2 max
R 1 and R 2.
is the total offset introduced by the difference amplifier,
is the offset due to the voltage divider network,
Figure 5. 7-3 is the equivalent circuit for finding AE max.
AE T = AE + /AE' (5.7-2)
where
AE' = the initial offset characteristic of the device.
From Figure 5. 7-3 (b),
AEmax = AIb 2remax (I+_)
max
(S. 7-3)
assuming
then
(5.7-4)
azb (i+_) = talc2 •
m ax m
(5.7-5)
Therefore,
AE : 2 r AI
max e c
max 2 max
(5.7-6)
From Figure 5. 7-3 (a),
Icz max = ( 14
I
c
2 rain
+ Ib )- Ic2max 3 max rain
I
c4 rain
- - 95 Mamp
2
(5.7-7)
(5.7-8)
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I
l
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
!I
!
!
I
!
!
I
I
!
I
I
I
I
I
I
I
I
(o)
E2 +SV
Ei +IOV
14 _ I R1
49.9K
I%
CR2 '__
2 N2918 Q2 _ _!
E4 -10V
Figure 5.7-3a. Reduced model for difference amplifier.
(b)
AE 2 re (1 + _)
c2
Figure 5.7-3b. Difference amplifier equivalent circuit.
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where
_k
I
c4 rain
E3- E4-Vbe4 max
R3 max
= 189M amp
Ib
I
c3 max
3 max _ 3 min
+ Ib7= Ill maxIc 3 max
max
I
c7 max
Ib7 max - [37 min
Ic7 max = 115 max
+ 113 max
--%
I13 max 6 max
I
C6 max
%6 max = _6 rain
+ IIZ max
--%
Ic6 max 5 max
I
c5 max% --
5 max 13
5 min
+ 18 max
A table of critical parameters is found in Table 5.7-2.
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(5.7-9)
(5.7-10)
(5.7-11)
(5.7-12)
(5.7-13)
(5.7-14)
(5.7-15)
(5.7-16)
(5.7-17)
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
II
I
I
l
l
I
I
I
I
I
I
I
I
I
I
I
I
I
I
c5 max
V C
I max
m3 max
R6 rain
= 150 ma
Vbe5 max
18 max = = 3.75 Mamp
R8 rain
From Eq. (5.7-17),
I_. = 7.5ma .
L;
5 max
Substituting into Eq. (5.7-16) and Eq. (5.7-15) yields
I = 7.5 ma
c6 max
Ib = 940 Mamp
6 max
Vbe
6 m&x
I12 max = = Z13 Mamp
RI2 min
From Eq. {5.7-14),
I13 max = i. 153 ma .
Figure 5.7-4 is the circuitry which delivers I15.
Frorn Figure 5.7-4:,
II 5 max
E 2 E 3 - Vcemax max 7 rain
R
p rnin
= 1.87 ma
where
R =R
p rain 14 //RI5 //RI6
rain nain rain
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= 5.33K
(5.7-18)
(5.7-19)
(5.7-zo)
(5.7-21)
(5.7-ZZ)
E2 +SV
1 15 C4
510 PF
_t
R14
20K
R15
20K
Q7
2N2219
E3 -Sv
Figure 5.7-4. Equivalent circuit.
Therefore, from Eq. (5.7-13) and Eq. (5.7-12)
I = 3.0Z ma
c7 max
I b = I00 Mamp
7 max
Vbe
7 max
Ill max = = 75 Mamp
R 11 rain
Substituting into Eq. (5.7-ii) and Eq. (5.7-i0) yields
I = 175 _amp
c3 max
I b = 8.75 Mamp
3 max
From Figure 5.7-3 (a),
I_ max
RI6
20K
(5.7-23)
. E Z 4- VbeE1 max rain 3 rain
5-78
(5.7-24)
= 110 _amp
R4 min (5.7-2.5)
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
II
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Substituting into Eq. (5.7-7) yields
From Eq. (5.7-8),
AI : 23.75 _amp .
2 max
From Eq. (5.7-6),
3O
r m = 315 [_ (5. 7-26)
e
max I ma
c2 rain
!
AE = 14. 8 mv
max
Therefore, from Eq. (5.7-2),
AET = 24.8 my .
Figure 5.7-5 is the equivalent circuit model for finding AERI ' 2 max
Laboratory tests show that zero drop can be assumed across CR I.
AE R = E. - V (5 7-27)m max min
1, Z max
From Figure 5. 7-5,
R2 min
Vmi n = E. - 0. 775 voltsm max
R2 rain + R 1 max
(5.7-28)
Therefore,
AE R
I,Z max
From Eq. (5.7-i)
= 225 my
AE" : 249.8 mv
max
AE" : AETmin min + AE R
i, 2 min
(5.7-29)
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E.
in max
= 1V
RI CR1
100 _ V 1 N3600
_hi QI 2N2918 Q
R2
510_
C1
1 _F
lOOV
Figure 5.7-5. Model for finding E
RI, 2 max
Let
AET rain = 0 volts
AE R = E. - V = 130 mv (5.7-30)
I, Z min zn max max
whe re
R
2 max
V = E. = 870 mv •
+R 1max in max RZ rainmax (_.7-31)
From Equation (5.7-29),
AE" = 130 mv •
rain
Since the maximum offset is less than 300 millivolts it is evident that
the first criterion has been satisfied.
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The time necessary for C 1 to charge to minus five volts is:
T = 4 R6C 1 (5.7-32)
It is assumed that four time constants will allow C
1
five volts.
The maximum time required is:
to charge to minus
T = 4R C = 256 Msec (5.7-33)
max 6 max I max
The "on '_time of Q5' T 5, determines the charging time for C I.
From Figure 5.7-I it can be seen that the "on r'time of Q5 is directly
dependent upon the '_on_'tin_e, T 7, of Q7"
Therefore C l will charge to minus five volts if:
T7 min -"T5 max
Figure 5.7-6 (b) is the equivalent circuit for finding T 7.
"on" when If0 > Ill.
(5.7-34)
Q7 will turn
Solving for Ii0(s ) yields
Ilo(S)=
Solving for t yields
o_'IIl0(S)
E.
in 1
SRl0 s + 1
RIoC 3
E.
in
= 11o (t)- a
i0
t7
RIoC 3
t7 = RI0 C 3 in
m.
In
11o(_7)_io
(5.7-35)
(5.7-36)
(5.7-37)
Solving for T 7 rain yields
T7 rain = Rl0mi n C3min
E°
in in rain
Ii 0(t) max R 10 rain
(5.7-38)
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5V
E5 ,_ IOV
C3
0.022 ,u F
I10 _ RIOIOK
I 11 _ lb7
Rll
10K
C IQ7
, 2N2219
Figure 5.7-6a. Reduced model.
(b)
C3
0.022 pF
0 I!
£[n
RIO
1OK
IDEAL
DIODE
Figure 5.7-6b. Reduced model equivalent circuit.
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From Figure 5.7-i,
From Figure 5.7-6 (b),
Therefore, let II0 max
E =E 2 -Ein rain rain 3 znin
-V
ce6 max
- V = 9 volts
be7 max
Q7 will turn "off" when I10
=I
ll max.
= Iii.
IiI max
V
be
7 max
R
ii rain
-75
Substituting into Equation (5. 7-38) yields
T7 rain = 465 Msec
From Equation (5.7-34),
_amp
( 5. 7-39)
(5.7-40)
(5.7-41)
T7 min- 465 gsec>Z65 _sec = T 5 max .
Therefore, C 1 will charge to minus five volts under worst-case
conditions.
Q5 will turn "off" before the next cycle if
T
T 7 < Pmax _ '
= period of the input signal Vin Figure 5.7-2 (a).
!
2 T : Z,000 _secP
E.
= C 3 In m maxR10 max max I10 (t)min
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where T
P
From Equation (5.7-37) ,
T7 max
(5.7-42)
R10 max
(5.7-43)
E. = E Z -E 3 - V (5.7-44)
zn max max max ce6 rain
- Vbe7 rain = 9.4 volts
V
be7 rain
5O
Ii0_t; min Ill_tl min R
i i max
Substituting into Equation (5.7-43) yields
_amp
(5.7-45)
T7 max = 760 _sec
From Equation (5.7-42),
T7 max
Therefore, Q5
conditions.
1
= 760 Msec < Z, 000 Msec = _ Tp
(5.7-46)
will turn "off" before the next cycle under worst-case
5. 7. 1 Conclusion
The peak holding comparator will work under worst-case conditions,
5.7.2 Stress Analysis
A stress analysis was performed to insure that no component was
over-stressed. The results can be found in Table 5.7-1.
5.8 BLOCK 8,BISTABLE
This block is identical to block 4,
same.
therefore the analysis is the
5.8. 1 Conclusions
The bistable will operate under worst-case conditions.
suggested that the speed-up capacitors be changed to 300 pf.
It is
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Component
Designation
Transistors
Q1 and QZ
O3
Q4
Q5
Q6
Q7
Resistors
R 1
R Z
R 3
R 4
R 5
R 6
R 7
R 8
R 9
RI0
RII
RIZ
RI3
Type
2N2918
2NI132
2N2219
2N2219
2NI132
Rating
Power
T'_ a _ _-'
/--'' _ _ a_pa-
tion
(row)*
Vceo (volts)
45
-35
40
40
-35
Actual Stress
Power
Dissipa-
tion
(m w )-':-"
2N2219
i00_2
510f2
ZZ. IK
49.9K
IK
51f2
IK
20K
ZOK
IOK
1OK
4.7K
10K
25O
1 watt
8OO
80O
1 watt
800 4O
i
i
1
Z3 max
75 max
30. Z max
250
250
125
125
250
250
250
250
250
250
250
250
250
60
32
1
2
<1
80
7
<1
1
l0
<1
<1
1
Vceo (volts)
6
-10
10
6
10
10
*Unless otherwise noted.
Table 5. 7-I. Stress analysis summary for block 7.
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Component
Designation
Diodes
CR 1
CR 2
CR 3
Capacitors
C
1
C
2
C
3
C 4
Type
IN3600
iN3600
IN3600
l_f
10}_f
0. 0ZZ_f
510pf
Rating
Power
Dissipa-
tion
(row) *
5OO
5OO
5OO
PIV
(volts)
5O
5O
5O
(volts)
i00
15
100
5OO
If
(ma)
200
200
200
Actual Stress
Power
Dissipa-
tion
(row)*
30
<1
<1
30.2 max
PIV If
(volts) (ina)
I 50
0 0.2
I0 =0
(volts)
5
I
10
I0
':-'Unless otherwise noted.
I
I
I
I
!
I
I
I
I
I
I
I
Table 5.7-1 (continued). Stress analysis
for block 7.
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summa ry I
I
I
I
I
I
I
I
I
I
I
I
!
i
I
B
I
I
I
i
I
I
i
I
Symbol Minimum Maximum
E l
E
2
E
3
E 4
R
1
R
2
R
3
R 4
R 6
R 7
R 8
R10
Rll
R12
Rl3
R14
Rl5
Rl6
93
Vbe3
Vb e4
95
Vbe5
Table 5.7-2.
9. 9 volts
4. 9 volts
-4. 9 volts
-9.9 volts
8O
408
47K
40.8 f2
0.8K
16K
8K
8K
3.75K
8K
16K
16K
16K
20
0
2O
i0. i volts
5. I volts
-5. 1 volts
-i0_ 1 volts
iZ0 f2
610 [2
23. 3K
61 n
I. 2K
IZK
IZK
IZK
0.6 volt
0.6 volt
Table of critical parameters
for block 7.
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Symbol Minimum Maximum
8
_6
Vbe6
V
ce6
_7
Vbe7
AE'
V C
1
0 volt
30
0. 6 volt
0.8 volt
0. Z volt
0.6 volt
i0 mv
I volt
Table 5.7-2 (continued}. Table of critical parameters
for block 7.
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5.9 BLOCK 9,INTEGRATOR
The bistable multivibrator, block 8, drives an operational
.... _ 5.9-Zamplifier with capacitive feedback as shown in Figures 5.7-- a_lu
This feedback acts to integrate the bistable output. Figure 5.9-3
represents the integrator input and output waveforms.
It is necessary to determine the maximum and minimum ramp
rates of the integrator output• These rates are used for the worst-case
analysis of the level detector, block ii.
From Figure 5.9-2,
E
O
where
in
- R. C t=kt (5.9-i)
in 1
K = the slope of the integrator output in volts per second.
Consider:
1 K + and K +
• max rain for a positive bistable input.
Z K- and K- for a negative bistable input.
• max rain
BISTABLE
BLOCK 8
10V
CRI
I N3600 5V
R3 _
49.9K v
1%
Q3
J 2Nll32
R5
1K
CI
o, 2N29,B__:__ t °'22
22.1K
1%
-5V
_F
R6
10K
COMPARATOR
BLOCK 6
LEVEL
DETECTOR
BLOCK 10
Figure 5.9-i. Integrator.
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BISTABLE
BLOCK 8
C1
0.22_F
I(
' R6
' 1OK
Figure 5.9-2. Integrator model.
BISTABLE
OUTPUT
(o)
INTEGRATOR
OUTPUT
Cb)
Ein
0
Figure 5.9-3. Bistable and integrator waveforms.
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From Eq. (5. 9- i),
max
K
min
Considering the first case:
R.
In rain
E°
in max
R C,
In rain i rain
E.
In rain
R. C
In max i max
rain)// == (R7min+ R1 Rzmin 78K
R°
in max : (R 7 + R )//R Z :max i max max
Substituting into Eq. (5.9-2) yields
K + = 310 volts/sec
max
K + = 182 volts/sec
min
Considering the second case:
Imin////RZ minR Rin min
= R 1 //R 2Rin max max max
Substituting into Eq.(5.9-3) yields
K" =-363 volts/sec
max
K-mi n = -210 volts/sec
(5.9-2)
(5.9-3)
(5.9-4)
II6K
(5.9-5)
(5.9-6)
(5.9-7)
(5.9-8)
(5.9-9)
5. 9. 1 Stress Analysis
A stress analysis was performed to insure proper stress levels
on all components. The results of this analysis are found in
Table 5.9-2.
A table of critical parameters is found in Table 5.9-1.
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Symbol Minimum Maximum
Z.
in
R
i
R
2
R
7
C
1
4. 9 volts
80K
408K
16K
0. Z1p.f
5. i volts
120K
610K
24K
0. 232_f
I
I
I
I
Table 5.9-i. Table of critical parameters for block 9.
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Component
Designation
Transistors
Q1 and Q2
Q3
Resistors
R
i
R 2
R
3
R 4
R 5
R 6
R 7
Diodes
CR 1
Capacitors
C 1
Type
2N2918
2NI 132
100K
510K
49.9K
ZZ. IK
IK
10K
20K
Rating
P ow _
Dis sipa -
tion
(mw)_:-"
250
1 watt
Vceo (volts)
Actual Stress
Power
Dissipa-
tion
(mw )_:_
Vceo (volts)
45
-35
IN3600
Z50
250
125
125
250
250
250
PIV
(volts)
500 50
(0.22)Mf
If
(rna)
Z00
(volts)
100
<l
<1
<1
<1
<1
9
2
<l
15
<1
-6
PIV If
(volts) (ma)
0 0.1
(volts)
I0
_:-'Unless otherwise noted.
I
I
I
I
Table 5.9-2. Stress analysis summary for block 9.
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5.10 BLOCK i0, LEVEL DETECTOR
The level detector (Figure 5. I0-I) constrains the OCR to track
the maximum power point. Without this level detector logic, it was
found that turn-on conditions, load transients, and power transients
would cause the OCR to operate about a point other than the maximum
power point.
The level detector operates in the following manner. Under
normal operating conditions, the integrator output has a limited voltage
range as shown in Figure 5.9-3 (b). When the OCR tends to move too
far from the maximum power point, the integrator output voltage
extends beyond its normal range. The amplifier O 3 and Q4' detects
the abnormal range and turns on either Ol or Q2 depending upon the
integrator slope. A pulse is delivered to one side of the flip-flop
causing it to change state. This in turn forces the integrator to reverse
its direction. Operation is now brought back to the maximum power
tracking state. Under normal conditions, the level detector has no function.
Two worst-case criteria must be met for satisfactory operation.
i. The current generator, Q5' should not saturate under worst-
case integrator input.
Z. Transistors Q1 and Q2 should trip only after normal
integrator voltages have been exceeded.
Figure 5. i0-2 is a model for the current source. The current
source will remain in the active region if:
V >Vb " V_:'be (5. i0-I)
Cmin max 5 rain
• R 6= V - V - I cmax max
Vcmin in rain be3 max
(5.to-z)
Vb max - Vbe5 min
I : 19 = (5. 10-3)
c
max max R_
rnin
"7
V b = E 1 - R 8 18 -2.8voltsmax max rain min
(5.lo-4)
;:"Atable of critical parameters is found in Table 5.10-i.
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BISTABLC J
BLOCK 8
I
2N1132
RI
5V
30.iK
Q2 (_ 1%2NIJ32
R2
10K
I iNTEGRATOR
BLOCK 9
f_
- v_h
I_K
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Figure 5.10-1. Level detector.
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Figure 5.10-2. Current source model.
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where,
E1 - VCR3 max
= = i. 0Z ma. (5.10-5)
I8 rain R8 min + RI0 max
Substituting into Eq. (5. 10-3) yields
I = Z75 _amp.
c max
The minimum integrator voltage, Vin rain' is detern_ined by the D. C.
level, the current sensing amplifier output frequency and the ramp rate
as shown in Figure 5. 10-3.
K
V. = + max 1 (5. 10-6)
xn rain Vdc Z f
rain rain
where
K- = -363 volts/sec (5.9-10)
max
Substituting into Eq.
f : fi00 Hz
rain
(5. 10-6) yields
V. = 8 volts - 0.84 volts = 7. 16 volts.
In min
Note that Vin rain has been normalized to fit the model of Figure 5. 10-Z.
Substituting into Eq. (5. 10-Z)yields
V = Z. ZI volts. (5.10-7)
c rain
From Eq. (5. i0-I),
Vcmi n = Z. Zl >Z. Zvolts =V b - Vbe 5max min.
(5. 10-8)
The above indicates that Q5 will not saturate; however, it is
marginal. Therefore9 the suggestion is made that R 8 be increased to
approximately an8K, 1 percent, I/8 watt resistor, thus lowering
Vb max" R 9 will have to be adjusted to allow 200 Mamps to flow in the
collector circuit.
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Figure 5,10-3. Worsf,case integrator output.
Transistors Q1 and QZ should be "off" until the minimum normal
integrator voltage has been exceeded. Since both sides of the amplifier
are the same, analysis will be carried out for only one transistor, QZ
(Figure 5.10-4).
From Figure 5. 10-4, QZ wilIbe "off" as long as:
4. 5 volts
> E3 max" Vbe2 =
I Vb2 rain rain
(5.10-9)
I
I
= V. A + E2 rain
Vb_. rain in rain max
(5.io-Io)
R_
"VCRz max max max
I
J 5-97
I
I BISTABLE t
FLIP-FLOP
I tNTEGRATC_ ]
V.
in mln
Figure 5. 10-4.
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Reduced level detector model.
where,
A = voltage gain of the differential amplifier.
A
max
-R
: 4 max : -I. IZ (5. i0-12)
(R 6 + R7) min
Substituting into Eq.
From Eq. (5. i0-9),
I
_ c max _ 138 _amp
14 max Z
(5. 10-10) yields
Vbz = 1.77 volts.
rain
Vbz = 1.77 volts
min
> 4 5 volts = E 3• max
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(5. I0-13)
(5.10-14)
-Vbe
2 min
(_.10-z5)
I
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Therefore, O2 will turn "on" before V. is reached. This can bein rain
corrected by reducing the gain of the amplifier. If R 3 and R 4 are
_ .... ,_ _,_IA ql4 1 p_,'r_nt, l/_ watt resistors, then
A = 0.62
max
Vb2 = 5.09 volts
rain
From Eq. (5. I0-9),
Vb2 = 5.09 volts > 4. 5 voltsrain
E 3
max -Vbe 2 rain
The integrator voltage, which will turn "on" Q2'
solving Eq. (5. I0-i0) for V. and lettingzn rain Vb2 rain
(5.10-16)
is found by
= 4.5 volts.
V,
zn rain
Q2 turn "on" voltage is
V.
zn rain
Vbz rain +VcR2 + 14 R 4
-E2 rain max max max
A
max
(5. i0-17)
= -3.8 volts
It follows that Q1 turn "on" voltage is +3.8 volts.
5. I0. 1 Conclusions
The level detector will work under worst-case conditions if the
above changes are incorporated into the design.
5. i0.2 Stress Analysis
A worst-case analysis was performed to insure that no component
was over-stressed. A table of these results can be found in
Table 5.10-2.
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Symbol
E 1
E Z
E
3
R 4
R 6
R
7
R 8
R 9
RI0
VCR Z
VCR3
Vbe
Z
Vbe3
Vbe5
VDC
Minimum
4. 8 volts
9.9 volts
4.9 volts
ZS. 6K
14. ZK
14. ZK
Z. 36K
8.01K
0. 6 volt
Maximum
5. Z volts
10. 1 volts
5. 1 volts
0.6 volt
-Z volts
31. 6K
15. 8K
15. 8K
Z. 99K
i. 96K
0.6 volt
0.6 volt
0.6 volt
Table 5. I0-I. Table of critical parameters for
block 10.
5. II BLOCI<II, SWITCHING REGULATOR AND BIAS CONVERTER
The switching regulator and bias converter (Figure 5. II-i)
provides the bias voltages for all the other circuitry. This block is a
standard design and has been proven in the past. For this reason, a
worst-case study was not attempted. A stress analysis was performed,
however, to insure that all components were operating within permissible
stress levels A summary of the results is found in Table 5. ll-l.
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Component
Designation
Transistors
Q1 and QZ
Q3 and Q4
Q5
Resistors
R
1
R Z
R
3
R 4
R 5
R 6
R 7
R 8
R 9
R 1
Diodes
CR
Type
ZNII 3Z
ZN291 8
ZNZZI 9
Rating
Power
Dis sipa -
tion
(n_w)-'b"
I watt
Vceo (volts)
Actual Stress
Pow e r
Dis sipa-
tion
(row)":"
1 and CR 2
CR
3
1 OK
10K
16.9K
16.9K
10K
15K
15K
Z. 49K
8.45K
1.87K
1N3600
IN3600
35 <1
250
800
Z50
Z50
125
IZ5
Z50
125
125
125
125
125
5OO
50O
45
40
PIV If
{volts) (ma)
5O
5O
200
200
<i
<i
<i
<I
Z
<I
<I
3
<i
Z
<1
1
Vceo (volts)
10
10
5
PIV If
{volts) {ma)
0 0.2
0 1.15
#Unless otherwise noted.
Table 5. 10-2. Stress analysis summary for block I0.
5-i01
Component
Designation Type Rating Actual Stress
Transistors
Q1 and Q2
Q 3A and
Q
3B
Q4
Q5
Q6
Q7A and
Q
7B
Q8
Q9
Ql0
t Q11
...... QI
Resistors
R 1
R Z
R
3
R 4
Power
Dissipa -
tion
(row)*
Vceo (volts)
Pow e r
Dissipa-
tion
(row) _:"
Vceo (volts)
ZNZ893
ZNZ918
ZNI 1 3Z
2NI 1 32
ZNZ219
2N3810
ZN2219
2NZ219
2N2893
ZNI l 3Z
2NZ905A
100
100
Z40
100
I7 watts
25O
1 watt
1 watt
8OO
600
8O0
800
17 watts
1 watt
6OO
250
Z50
250
250
8O
45
35
35
40
90
40
40
80
35
60
35
Z
<i
9
9
<1
Z
1
193
<1
<1
40
<1
ZO
5
15
20
15
5
ZO
5
40
40
40
::_Unless otherwise noted.
;_',_Recommended change.
?Overstressed
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
Table 5. 1 I-I. Stress analysis summary for block ii.
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Component
Designation
R
5
R
6
R
7
R
8
R 9
R
i0
R
ll
R
12
R
13
R
14
R
15
R
16
R
17
R
18
R19
R20
RZ1
R_. z
RZ3
RZ4
Type
Z40
976
40. 2K
22.6K
40.2K
100K
3. 83K
3. 74K
3.16K
l. ZIK
1. 82K
8.60K
6.40K
100
6.40K
IK
2.49K
301
19.6K
i. 5K
Rating
Pow e r
Dissipa-
tion
(row)*
250
125
IZ5
IZ5
125
250
Actual Stress
Pow er
Dissipa-
tion
(row);:-"
40
<1
125
125
125
125
250
125
125
250
125
250
125
125
125
250
<1
1
<1
<1
;:-'Unlessotherwise noted.
Table 5. 1I- I (continued).
Z
2
<i
1
II
3
2
<I
2
<I
I0
<I
Z0
20
Stress analysis summary for block 1I.
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Component
Designation
RZ5
RZ6
R27
R
28
R
Z9
R
3O
Diode s
Type
10K
Z40
510
IK
10K
IK
Rating
Power
Dissipa-
tion
(row)*
Z50
25O
Z50
250
250
25O
PIV If
(volts) (ma)
Actual Stress
Pow e r
Dissipa-
tion
(row) *
2
33
17
5
<i
<I
CR
1,2,3,4
CR5, 6, 7, 8
CR9, i0, ii
CRI2
CRI 3
CR
14, 15
CRI6
CRI7
CRI8
CRI9
IN3600
IN3879
IN3600
IN3730
IN3600
1N825
1N3600
IN3600
IN3889
5OO
3 watts
5OO
5OO
5OO
5OO
5O
5O
5O
5O
5O
5O
200
6 amp
200
200
200
Z00
2.5
120
6
11
<1
47
<1
1
105
PIV
(volts)
l0
5
5
Z0
0
6.2
0
3
40
If
(ma)
18
0.1
7
0.6
Z6
350
*Unless otherwise noted.
Table 5. 11-1 (continued). Stress analysis summary for block 11.
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Component
Designation Type Rating Actual Stress
Capacitors
C
C 2
C
3
C 4
C 5
C 6
C 7
C 8
C 9
C
10
C
ll
C
12
C
13
C14
C15
C16
C17
C18
C19
C20
_f
Power
Dissipa-
tion
(row) *
(volts)
P ovver
Dissipa -
tion
(row),
10
10
100
100
10
10
10
10
100
100
10
47
33
10
i0
100
1
10
33
l0
20
20
20
20
2O
20
20
20
20
2O
2O
50
75
20
2O
20
35
2O
75
5O
(volts)
l0
l0
5
5
l0
l0
5
5
5
5
2O
20
20
5
5
5
4
5
40
40
':-'Unless otherwise noted.
Table 5. 11-1 (continued). Stress analysis summary for block 11.
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